## Advanced Information LCD Segment / Common Driver with Controller CMOS

SSD1815 is a single-chip CMOS LCD driver with controller for liquid crystal dotmatrix graphic display system. It consists of 197 high voltage driving output pins for driving 132 Segments, 64 Commons and 1 icon driving-Common.

SSD1815 displays data directly from its internal $132 \times 65$ bits Graphic Display Data RAM (GDDRAM). Data/Commands are sent from general MCU through a software selectable 6800-/8080-series compatible Parallel Interface or Serial Peripheral Interface.

SSD1815 embeds a DC-DC Converter, an On-Chip Bias Divider and an On-Chip Oscillator which reduce the number of external components. With the special design on minimizing power consumption and die/package layout, SSD1815 is suitable for any portable battery-driven applications requiring a long operation period and a compact size.

- Single Supply Operation, 1.8 V - 3.5 V
- Minimum-12.0V LCD Driving Output Voltage
- Low Current Sleep Mode
- On-Chip Voltage Generator / External Power Supply
- 2X / 3X / 4X On-Chip DC-DC Converter
- On-Chip Oscillator
- Programmable Multiplex ratio (2Mux ~65Mux)
- On-Chip Bias Divider
- Programmable bias ratio
- 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface and Serial Peripheral Interface
- On-Chip $132 \times 65$ Graphic Display Data RAM
- Re-mapping of Row and Column Drivers
- Vertical Scrolling
- Display Offset Control
- 64 Level Internal Contrast Control
- External Contrast Control
- Programmable LCD Driving Voltage Temperature Coefficients
- Available in Gold Bump Die and TAB (Tape Automated Bonding) Package

Block Diagram


Figure 1 - Block Diagram of SSD1815


PIN \#1

| Die Size: | $10.977 \mathrm{~mm} \times 1.912 \mathrm{~mm}$ |
| :--- | :--- |
| Die Thickness: | $533+/-25 \mathrm{um}$ |
| Bump Pitch: | 76.2 um [Min] |
| Bump Height: | Nominal 18um <br> Tolerance $<4 u m$ within die <br> $\quad$$<8 u m$ within lot |

Figure 2 - SSD1815Z Die Pin Assignment

Table 1 - SSD1815Z Die Pad Coordinates

| PAD \# | NAME | X | Y | PAD \# | NAME | X | Y | PAD \# | NAME | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ROW 53 | -4958.45 | -751.98 | 61 | C2N | 266.70 | -771.93 | 116 | ROW 19 | 5285.18 | -768.78 |
| 2 | ROW 54 | -4882.15 | -751.98 | 62 | C2N | 355.60 | -771.93 | 117 | ROW 18 | 5285.18 | -692.48 |
| 3 | ROW 55 | -4805.85 | -751.98 | 63 | C2N | 444.50 | -771.93 | 118 | ROW 17 | 5285.18 | -616.18 |
| 4 | ROW 56 | -4729.55 | -751.98 | 64 | C 2 N | 533.40 | -771.93 | 119 | ROW 16 | 5285.18 | -539.88 |
| 5 | ROW 57 | -4653.25 | -751.98 | 65 | C2P | 622.30 | -771.93 | 120 | ROW 15 | 5285.18 | -463.58 |
| 6 | ROW 58 | -4576.95 | -751.98 | 66 | C2P | 711.20 | -771.93 | 121 | ROW 14 | 5285.18 | -387.28 |
| 7 | ROW 59 | -4500.65 | -751.98 | 67 | C2P | 800.10 | -771.93 | 122 | ROW 13 | 5285.18 | -310.98 |
| 8 | ROW60 | -4424.35 | -751.98 | 68 | VSS | 889.00 | -771.93 | 123 | ROW 12 | 5285.18 | -234.68 |
| 9 | ROW61 | -4348.05 | -751.98 | 69 | VSS | 977.90 | -771.93 | 124 | ROW 11 | 5285.18 | -158.38 |
| 10 | ROW62 | -4271.75 | -751.98 | 70 | VFS | 1066.80 | -771.93 | 125 | ROW 10 | 5285.18 | -82.08 |
| 11 | ROW 63 | -4195.45 | -751.98 | 71 | VFS | 1155.70 | -771.93 | 126 | ROW9 | 5285.18 | -5.78 |
| 12 | ICONS | -4119.15 | -751.98 | 72 | VDD | 1244.60 | -771.93 | 127 | ROW8 | 5285.18 | 70.53 |
| 13 | NC | -4000.50 | -771.93 | 73 | VDD | 1333.50 | -771.93 | 128 | ROW7 | 5285.18 | 146.83 |
| 14 | MSTAT | -3911.60 | -771.93 | 74 | VL2 | 1422.40 | -771.93 | 129 | ROW6 | 5285.18 | 223.13 |
| 15 | M | -3822.70 | -771.93 | 75 | VL2 | 1511.30 | -771.93 | 130 | ROW5 | 5285.18 | 299.43 |
| 16 | CL | -3733.80 | -771.93 | 76 | VL3 | 1600.20 | -771.93 | 131 | ROW 4 | 5285.18 | 375.73 |
| 17 | /DOF | -3644.90 | -771.93 | 77 | VL3 | 1689.10 | -771.93 | 132 | ROW3 | 5285.18 | 452.03 |
| 18 | VSS | -3556.00 | -771.93 | 78 | VL3 | 1778.00 | -771.93 | 133 | ROW2 | 5285.18 | 528.33 |
| 19 | /CS1 | -3467.10 | -771.93 | 79 | VL4 | 1866.90 | -771.93 | 134 | ROW 1 | 5285.18 | 604.63 |
| 20 | CS2 | -3378.20 | -771.93 | 80 | VL4 | 1955.80 | -771.93 | 135 | ROW0 | 5285.18 | 680.93 |
| 21 | VDD | -3289.30 | -771.93 | 81 | VL4 | 2044.70 | -771.93 | 136 | ICONS | 5285.18 | 757.23 |
| 22 | /RES | -3200.40 | -771.93 | 82 | VL5 | 2133.60 | -771.93 |  |  |  |  |


| 23 | $\mathrm{D} / \mathrm{C}$ | -3111.50 | -771.93 | 83 | VL5 | 2222.50 | -771.93 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24 | VSS | -3022.60 | -771.93 | 84 | VL6 | 2311.40 | -771.93 |
| 25 | R/W | -2933.70 | -771.93 | 85 | VL6 | 2400.30 | -771.93 |
| 26 | $\mathrm{E} /$ RD | -2844.80 | -771.93 | 86 | VL6 | 2489.20 | -771.93 |


| 26 | E/RD | -2844 |
| :---: | :---: | :---: |
| 27 | VDD | -275 |
| 28 | D 0 | -266 |
| 29 | D 1 | -257 |
|  |  |  |


| 30 | D 2 | -2489.20 | -771.93 |  |
| :---: | :---: | :---: | :---: | :---: |
| 31 | D 3 | -2400.30 | -771.93 |  |
| 32 | D 4 | -2311.40 | -771.93 |  |


| 32 | D 4 | -2311.40 |
| :---: | :---: | :---: |
| 33 | D 5 | -2222.50 |
| 34 | D | -213360 |

$-$
-
-
-
-

| 45 | VSS |
| :---: | :---: |
| 46 | VSS |
| 47 |  |


| 46 | V |
| :---: | :---: |
| 47 | V |
| 48 | V |
| 49 |  |


| 48 | VE |
| :---: | :---: |
| 49 | VEE |
| 50 | VEE |
| 51 | C 3 N |
| 52 | C 3 N |
| 53 | C 3 N |
| 54 | C 3 N |
| 55 | C 1 P |
| 56 | C 1 |
| 57 | C 1 |
| 58 | C 1 |
| 59 | C |
| 60 | C |


| Die Size: | 10.977 mm | $X$ | 1.912 mm |
| :--- | :--- | :--- | :--- | :--- |

Bump Size:

| Pad \# | X [um] | Y [um] | Pad \# | X [um] | Y [um] | Pad \# | X [um] | Y [um] | Pad \# | X [um] | Y [um] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1-12 | 43.5 | 101.6 | 116-136 | 101.6 | 43.5 | 137-268 | 43.5 | 101.6 | 269-289 | 101.6 | 43.5 |
| 13-103 | 61.7 | 61.7 | Gold bump size tolerance: +/-1.5um. |  |  |  |  |  |  |  |  |
| 104-115 | 43.5 | 101.6 |  |  |  |  |  |  |  |  |  |


| PAD \# | NAME | X | Y | PAD \# | NAME | X | Y | PAD \# | NAME | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 137 | SEG0 | 4997.65 | 751.98 | 203 | SEG66 | -38.15 | 751.98 | 269 | ROW32 | -5285.18 | 757.23 |
| 138 | SEG1 | 4921.35 | 751.98 | 204 | SEG67 | -114.45 | 751.98 | 270 | ROW33 | -5285.18 | 680.93 |
| 139 | SEG2 | 4845.05 | 751.98 | 205 | SEG68 | -190.75 | 751.98 | 271 | ROW34 | -5285.18 | 604.63 |
| 140 | SEG3 | 4768.75 | 751.98 | 206 | SEG69 | -267.05 | 751.98 | 272 | ROW35 | -5285.18 | 528.33 |
| 141 | SEG4 | 4692.45 | 751.98 | 207 | SEG70 | -343.35 | 751.98 | 273 | ROW36 | -5285.18 | 452.03 |
| 142 | SEG5 | 4616.15 | 751.98 | 208 | SEG71 | -419.65 | 751.98 | 274 | ROW37 | -5285.18 | 375.73 |
| 143 | SEG6 | 4539.85 | 751.98 | 209 | SEG72 | -495.95 | 751.98 | 275 | ROW38 | -5285.18 | 299.43 |
| 144 | SEG7 | 4463.55 | 751.98 | 210 | SEG73 | -572.25 | 751.98 | 276 | ROW39 | -5285.18 | 223.13 |
| 145 | SEG8 | 4387.25 | 751.98 | 211 | SEG74 | -648.55 | 751.98 | 277 | ROW40 | -5285.18 | 146.83 |
| 146 | SEG9 | 4310.95 | 751.98 | 212 | SEG75 | -724.85 | 751.98 | 278 | ROW41 | -5285.18 | 70.53 |
| 147 | SEG10 | 4234.65 | 751.98 | 213 | SEG76 | -801.15 | 751.98 | 279 | ROW42 | -5285.18 | -5.78 |
| 148 | SEG11 | 4158.35 | 751.98 | 214 | SEG77 | -877.45 | 751.98 | 280 | ROW43 | -5285.18 | -82.08 |
| 149 | SEG12 | 4082.05 | 751.98 | 215 | SEG78 | -953.75 | 751.98 | 281 | ROW44 | -5285.18 | -158.38 |
| 150 | SEG13 | 4005.75 | 751.98 | 216 | SEG79 | -1030.05 | 751.98 | 282 | ROW45 | -5285.18 | -234.68 |
| 151 | SEG14 | 3929.45 | 751.98 | 217 | SEG80 | -1106.35 | 751.98 | 283 | ROW46 | -5285.18 | -310.98 |
| 152 | SEG15 | 3853.15 | 751.98 | 218 | SEG81 | -1182.65 | 751.98 | 284 | ROW47 | -5285.18 | -387.28 |
| 153 | SEG16 | 3776.85 | 751.98 | 219 | SEG82 | -1258.95 | 751.98 | 285 | ROW48 | -5285.18 | -463.58 |
| 154 | SEG17 | 3700.55 | 751.98 | 220 | SEG83 | -1335.25 | 751.98 | 286 | ROW49 | -5285.18 | -539.88 |
| 155 | SEG18 | 3624.25 | 751.98 | 221 | SEG84 | -1411.55 | 751.98 | 287 | ROW50 | -5285.18 | -616.18 |
| 156 | SEG19 | 3547.95 | 751.98 | 222 | SEG85 | -1487.85 | 751.98 | 288 | ROW51 | -5285.18 | -692.48 |
| 157 | SEG20 | 3471.65 | 751.98 | 223 | SEG86 | -1564.15 | 751.98 | 289 | ROW52 | -5285.18 | -768.78 |
| 158 | SEG21 | 3395.35 | 751.98 | 224 | SEG87 | -1640.45 | 751.98 |  |  |  |  |
| 159 | SEG22 | 3319.05 | 751.98 | 225 | SEG88 | -1716.75 | 751.98 |  |  |  |  |
| 160 | SEG23 | 3242.75 | 751.98 | 226 | SEG89 | -1793.05 | 751.98 |  |  |  |  |
| 161 | SEG24 | 3166.45 | 751.98 | 227 | SEG90 | -1869.35 | 751.98 |  |  |  |  |
| 162 | SEG25 | 3090.15 | 751.98 | 228 | SEG91 | -1945.65 | 751.98 |  |  |  |  |
| 163 | SEG26 | 3013.85 | 751.98 | 229 | SEG92 | -2021.95 | 751.98 |  |  |  |  |
| 164 | SEG27 | 2937.55 | 751.98 | 230 | SEG93 | -2098.25 | 751.98 |  |  |  |  |
| 165 | SEG28 | 2861.25 | 751.98 | 231 | SEG94 | -2174.55 | 751.98 |  |  |  |  |
| 166 | SEG29 | 2784.95 | 751.98 | 232 | SEG95 | -2250.85 | 751.98 |  |  |  |  |
| 167 | SEG30 | 2708.65 | 751.98 | 233 | SEG96 | -2327.15 | 751.98 |  |  |  |  |
| 168 | SEG31 | 2632.35 | 751.98 | 234 | SEG97 | -2403.45 | 751.98 |  |  |  |  |
| 169 | SEG32 | 2556.05 | 751.98 | 235 | SEG98 | -2479.75 | 751.98 |  |  |  |  |
| 170 | SEG33 | 2479.75 | 751.98 | 236 | SEG99 | -2556.05 | 751.98 |  |  |  |  |
| 171 | SEG34 | 2403.45 | 751.98 | 237 | SEG100 | -2632.35 | 751.98 |  |  |  |  |
| 172 | SEG35 | 2327.15 | 751.98 | 238 | SEG101 | -2708.65 | 751.98 |  |  |  |  |
| 173 | SEG36 | 2250.85 | 751.98 | 239 | SEG102 | -2784.95 | 751.98 |  |  |  |  |
| 174 | SEG37 | 2174.55 | 751.98 | 240 | SEG103 | -2861.25 | 751.98 |  |  |  |  |
| 175 | SEG38 | 2098.25 | 751.98 | 241 | SEG104 | -2937.55 | 751.98 |  |  |  |  |
| 176 | SEG39 | 2021.95 | 751.98 | 242 | SEG105 | -3013.85 | 751.98 |  |  |  |  |
| 177 | SEG40 | 1945.65 | 751.98 | 243 | SEG106 | -3090.15 | 751.98 |  |  |  |  |
| 178 | SEG41 | 1869.35 | 751.98 | 244 | SEG107 | -3166.45 | 751.98 |  |  |  |  |
| 179 | SEG42 | 1793.05 | 751.98 | 245 | SEG108 | -3242.75 | 751.98 |  |  |  |  |
| 180 | SEG43 | 1716.75 | 751.98 | 246 | SEG109 | -3319.05 | 751.98 |  |  |  |  |
| 181 | SEG44 | 1640.45 | 751.98 | 247 | SEG110 | -3395.35 | 751.98 |  |  |  |  |
| 182 | SEG45 | 1564.15 | 751.98 | 248 | SEG111 | -3471.65 | 751.98 |  |  |  |  |
| 183 | SEG46 | 1487.85 | 751.98 | 249 | SEG112 | -3547.95 | 751.98 |  |  |  |  |
| 184 | SEG47 | 1411.55 | 751.98 | 250 | SEG113 | -3624.25 | 751.98 |  |  |  |  |
| 185 | SEG48 | 1335.25 | 751.98 | 251 | SEG114 | -3700.55 | 751.98 |  |  |  |  |
| 186 | SEG49 | 1258.95 | 751.98 | 252 | SEG115 | -3776.85 | 751.98 |  |  |  |  |
| 187 | SEG50 | 1182.65 | 751.98 | 253 | SEG116 | -3853.15 | 751.98 |  |  |  |  |
| 188 | SEG51 | 1106.35 | 751.98 | 254 | SEG117 | -3929.45 | 751.98 |  |  |  |  |
| 189 | SEG52 | 1030.05 | 751.98 | 255 | SEG118 | -4005.75 | 751.98 |  |  |  |  |
| 190 | SEG53 | 953.75 | 751.98 | 256 | SEG119 | -4082.05 | 751.98 |  |  |  |  |
| 191 | SEG54 | 877.45 | 751.98 | 257 | SEG120 | -4158.35 | 751.98 |  |  |  |  |
| 192 | SEG55 | 801.15 | 751.98 | 258 | SEG121 | -4234.65 | 751.98 |  |  |  |  |
| 193 | SEG56 | 724.85 | 751.98 | 259 | SEG122 | -4310.95 | 751.98 |  |  |  |  |
| 194 | SEG57 | 648.55 | 751.98 | 260 | SEG123 | -4387.25 | 751.98 |  |  |  |  |
| 195 | SEG58 | 572.25 | 751.98 | 261 | SEG124 | -4463.55 | 751.98 |  |  |  |  |
| 196 | SEG59 | 495.95 | 751.98 | 262 | SEG125 | -4539.85 | 751.98 |  |  |  |  |
| 197 | SEG60 | 419.65 | 751.98 | 263 | SEG126 | -4616.15 | 751.98 |  |  |  |  |
| 198 | SEG61 | 343.35 | 751.98 | 264 | SEG127 | -4692.45 | 751.98 |  |  |  |  |
| 199 | SEG62 | 267.05 | 751.98 | 265 | SEG128 | -4768.75 | 751.98 |  |  |  |  |
| 200 | SEG63 | 190.75 | 751.98 | 266 | SEG129 | -4845.05 | 751.98 |  |  |  |  |
| 201 | SEG64 | 114.45 | 751.98 | 267 | SEG130 | -4921.35 | 751.98 |  |  |  |  |
| 202 | SEG65 | 38.15 | 751.98 | 268 | SEG131 | -4997.65 | 751.98 |  |  |  |  |

## PIN DESCRIPTIONS

## MSTAT

This pin is the static indicator driving output. It is only active in master operation. The frame signal output pin, M , should be used as the back plane signal for the static indicator.

The duration of overlapping could be programmable. See Extended Command Table for details.
This pin becomes high impedance if the chip is operating in slave mode.

## M

This pin is the frame signal input/output. In master mode, the pin supplies frame signal to slave devices while in slave mode, the pin receives frame signal from the master device.

## CL

This pin is the display clock input/output. In master mode, the pin supplies display clock signal to slave devices while in slave mode, the pin receives display clock signal from the master device.

## DOF

This pin is diaplay blanking control between master and slave devices. In master mode, this pin supplies on/off signal to slave devices. In slave mode, this pin receives on/off signal from the master device.

## CS1, CS2

These pins are the chip select inputs. The chip is enabled for MCP communication only when both CS1 is pulled low and CS2 is pulled high.

## $\overline{R E S}$

This pin is reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for completing the reset is 1 us.

## D/ $\overline{\mathbf{C}}$

This pin is Data/Command control pin. When the pin is pulled high, the data at $D_{7}-D_{0}$ is treated as display data. When the pin is pulled low, the data at $D_{7}-D_{0}$ will be tranferred to the command register.

## $R / \bar{W}(\overline{W R})$

This pin is microprocessor interface input. When interfacing to an 6800 -series microprocessor, this pin will be used as $R / \bar{W}$ singal input. Read mode will be carried out when this pin is pulled high and write mode when low.

When interfacing to an 8080-microprocessor, this pin will be the $\overline{W R}$ input. Data write operation is initiated when this pin is pulled low when the chip is selected.

## $\mathrm{E}(\overline{\mathrm{RD}})$

This pin is microprocessor interface input. When interfacing to an 6800-series microprocessor, this pin will be used as the enable signal, E. Read/write operation is initiated when this pin is pulled high when the chip is selected.
When interfacing to an 8080-microprocessor, this pin receives the RD signal. Data read operation is initiated when this pin is pulled low when the chip is selected.

## $D_{7}-D_{0}$

These pins are the 8-bit bi-directional data bus to be connected to the microprocessor in parallel interface mode. $\mathrm{D}_{7}$ is the MSB while $D_{0}$ is the LSB.

When serial mode is selected, $D_{7}$ is the serial data input (SDA) and $D_{6}$ is the serial clock input (SCK).
$V_{D D}$
Power supply pin.
$\mathrm{V}_{\mathrm{SS}}$
Ground.
$\mathrm{V}_{\mathrm{SS} 1}$
Reference voltage input for internal DC-DC converter. The voltage of generated, $\mathrm{V}_{\mathrm{EE}}$, equals to the multiple factor times the protential different between this pin, $\mathrm{V}_{\mathrm{SS} 1}$, and $\mathrm{V}_{\mathrm{DD}}$. The multiple factor, $2 \mathrm{X}, 3 \mathrm{X}$ or 4 X , is selected by different external capacitor connections. All voltage levels are referenced to $\mathrm{V}_{\mathrm{DD}}$.

Note: the potential at this input pin must lower than or equal to $V_{S S}$.

## $V_{E E}$

This is the most negative voltage supply pin of the chip. It can be supplied externally or generated by the internal DC-DC converter.

When using internal DC-DC converter as generator, voltage at this pin is for internal reference only. It CANNOT be used for driving external circuitries.

## $\mathrm{C}_{3 \mathrm{~N}}, \mathrm{C}_{1 \mathrm{P}}, \mathrm{C}_{1 \mathrm{~N}}, \mathrm{C}_{2 \mathrm{~N}}$ and $\mathrm{C}_{2 \mathrm{P}}$

When internal DC-DC voltage converter is used, external capacitor(s) is/are connected between these pins. Different connection will result in different DC-DC converter multiple factor, 2 X , $3 X$ or $4 X$. Details please refer to voltage converter section in the block diagram description.
$V_{F S}$
This is an input pin to provide an external voltage reference for the internal voltage regulator. The function of this pin is only enabled for the External Input chip models which are required special ordering. For normal chip model, please leave this pin NC.

## $\mathrm{V}_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}, \mathrm{~V}_{\mathrm{L} 4}$ and $\mathrm{V}_{\mathrm{L} 5}$ (Voltages referenced to $\mathrm{V}_{\mathrm{DD}}$ )

LCD driving voltages. They can be supplied externally or generated by the internal bias divider. They have the following relationship:

|  | $\mathrm{V}_{\mathrm{DD}}>\mathrm{V}_{\mathrm{L} 2}>\mathrm{V}_{\mathrm{L} 3}>\mathrm{V}_{\mathrm{L} 4}>\mathrm{V}_{\mathrm{L} 5}>\mathrm{V}_{\mathrm{L} 6}$ |  |
| :---: | :---: | :---: |
|  | $\mathbf{1 : 7}$ bias | $\mathbf{1 : 9}$ bias (default) |
| $\mathrm{V}_{\mathrm{L} 2}$ | $1 / 7^{*} \mathrm{~V}_{\mathrm{L} 6}$ | $1 / 9^{*} \mathrm{~V}_{\mathrm{L} 6}$ |
| $\mathrm{~V}_{\mathrm{L} 3}$ | $2 / 7^{*} \mathrm{~V}_{\mathrm{L} 6}$ | $2 / 9^{*} \mathrm{~V}_{\mathrm{L} 6}$ |
| $\mathrm{~V}_{\mathrm{L} 4}$ | $5 / 7^{*} \mathrm{~V}_{\mathrm{L} 6}$ | $7 / 9^{*} \mathrm{~V}_{\mathrm{L} 6}$ |
| $\mathrm{~V}_{\mathrm{L} 5}$ | $6 / 7^{*} \mathrm{~V}_{\mathrm{L} 6}$ | $8 / 9^{*} \mathrm{~V}_{\mathrm{L} 6}$ |

$\mathrm{V}_{\mathrm{L} 6}$
This pin is the most negative LCD driving voltage. It can be supplied externally or generated by the internal regulator.

## $\mathrm{V}_{\mathrm{F}}$

This pin is the input of the built-in voltage regulator. When external resistor network is selected to generate the LCD driving level, $\mathrm{V}_{\mathrm{L} 6}$, two external resistors, $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$, are connected between $\mathrm{V}_{\mathrm{DD}}$ and $V_{F}$, and $V_{F}$ and $V_{L 6}$, respectively (see application circuit).

## M/S

This pin is the master/slave mode selection input. When this pin is pulled high, master mode is selected, which CL, M, MSTAT and $\overline{\mathrm{DOF}}$ signals will be output for slave devices. When this pin is pulled low, slave mode is selected, which CL, M, DOF are required to be input from master device and MSTAT is high impedance.

## CLS

This pin is the internal clock enable pin. When this pin is pulled high, internal clock is enabled. The internal clock will be disabled when it is pulled low, an external clock source should be input to CL pin.

## C68/80

This pin is microprocessor interface selection input. When the pin is pulled high, 6800 series interface is selected and when the pin is pulled low, 8080 series MCU interface is selected.

## P/S

This pin is serial/parallel interface selection input. When this pin is pulled high, parallel mode is selected. When it is pulled low, serial interface will be selected. Read back operation is only available in parallel mode.

## HPM

This pin is the control input of High Power Current Mode. The function of this pin is only enabled for High Power model which required special ordering.
For normal models, High Power Mode is disabled and the LCD driving characteristics are the same no matter this pin is pulled High or Low.

Note: This pin must be pulled to either High or Low. Leaving this pin floating is prohibited.

## IRS

This is the input pin to enable the internal resistors network for the voltage regulator. When this pin is pulled high the internal resistors will be enalbed, and when it is low, the external resistors, $\mathrm{R}_{1}$ and $R_{2}$, should be connected to $V_{D D}$ and $V_{F}$, and $V_{F}$ and $V_{L 6}$, respectively (see application circuits).

## ROW0 - ROW63

These pins provide the row driving signal COM0-COM63 to the LCD panel. See Table. 1 about the COM signal mapping in different multiplex ratio N .

## SEG0-SEG131

These pins provide the LCD column driving signals. Their output voltage level is $\mathrm{V}_{\mathrm{DD}}$ during sleep mode and standby mode.

## ICONS

There are two ICONS pins (pin12 and 136) on the chip. Both pins output exactly the same signal. The reason for duplicating the pin is to enhance the flexibility of the LCD layout.

## NC

These are the No Connection pins. Nothing should be connected to these pins, nor they are connected together. These pins should be left open individually.

Table 2 - ROW pins assignment for COM signals in different Programmable Multiplex Ratio [After power-on-reset, SSD1815 is set to 64 Multiplex]

| Die Pad Name | 64 Mux Com Signal Output | 54 Mux Com Signal Output | 53 Mux Com Signal Output | 52 Mux Com Signal Output | 49 Mux Com Signal Output | 48 Mux Com Signal Output | 34 Mux Com Signal Output | 33 Mux Com Signal Output | 32 Mux Com Signal Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROW0 | CÓví | NOṄ-SELECT* | NON-SELECT* | NÓN-SELECT* | NÓN-SELECT* | NON-SELECT* | NON-SELECT* | NÓN-SELECT* | ṄỠ-SELECTT ${ }^{\text {a }}$ |
| ROW1 | COM1 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW2 | COM2 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW3 | COM3 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW4 | COM4 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW5 | COM5 | COMO | COMO | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW6 | COM6 | COM1 | COM1 | COMO | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW7 | COM7 | COM2 | COM2 | COM1 | COMO | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW8 | COM8 | COM3 | COM3 | COM2 | COM1 | COM0 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW9 | COM9 | COM4 | COM4 | COM3 | COM2 | COM1 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW10 | COM10 | COM5 | COM5 | COM4 | COM3 | COM2 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW11 | COM11 | COM6 | COM6 | COM5 | COM4 | COM3 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW12 | COM12 | COM7 | COM7 | COM6 | COM5 | COM4 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW13 | COM13 | COM8 | COM8 | COM7 | COM6 | COM5 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW14 | COM14 | COM9 | COM9 | COM8 | COM7 | COM6 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW15 | COM15 | COM10 | COM10 | COM9 | COM8 | COM7 | COMO | COMO | NON-SELECT* |
| ROW16 | COM16 | COM11 | COM11 | COM10 | COM9 | COM8 | COM1 | COM1 | COMO |
| ROW17 | COM17 | COM12 | COM12 | COM11 | COM10 | COM9 | COM2 | COM2 | COM1 |
| ROW18 | COM18 | COM13 | COM13 | COM12 | COM11 | COM10 | COM3 | COM3 | COM2 |
| ROW19 | COM19 | COM14 | COM14 | COM13 | COM12 | COM11 | COM4 | COM4 | COM3 |
| ROWW $\overline{\text { O }}$ | С'̄̄M̄̄О | COM15 | COM15 | ${ }^{\text {COMM14 }}$ | COM̄13 | COM̄̄12 | COM5 | ССОМ̄ | CŌM ${ }^{\text {¢ }}$ |
| ROW21 | COM21 | COM16 | COM16 | COM15 | COM14 | COM13 | COM6 | COM6 | COM5 |
| ROW22 | COM22 | COM17 | COM17 | COM16 | COM15 | COM14 | COM7 | COM7 | COM6 |
| ROW23 | COM23 | COM18 | COM18 | COM17 | COM16 | COM15 | COM8 | COM8 | COM7 |
| ROW24 | COM24 | COM19 | COM19 | COM18 | COM17 | COM16 | COM9 | COM9 | COM8 |
| ROW25 | COM25 | COM20 | COM20 | COM19 | COM18 | COM17 | COM10 | COM10 | COM9 |
| ROW26 | COM26 | COM21 | COM21 | COM20 | COM19 | COM18 | COM11 | COM11 | COM10 |
| ROW27 | COM27 | COM22 | COM22 | COM21 | COM20 | COM19 | COM12 | COM12 | COM11 |
| ROW28 | COM28 | COM23 | COM23 | COM22 | COM21 | COM20 | COM13 | COM13 | COM12 |
| ROW29 | COM29 | COM24 | COM24 | COM23 | COM22 | COM21 | COM14 | COM14 | COM13 |
| ROW30 | COM30 | COM25 | COM25 | COM24 | COM23 | COM22 | COM15 | COM15 | COM14 |
| ROW31 | COM31 | COM26 | COM26 | COM25 | COM24 | COM23 | COM16 | COM16 | COM15 |
| R$\overline{\mathrm{R}} \overline{\mathrm{W}} \mathrm{S}^{2}{ }^{-}$ | COM32 | COM27 | COM27 | COM26 | COM25 | COM24 | COM17 | COM17 | C̄ŌM1 ${ }^{\text {co }}$ |
| ROW33 | COM33 | COM28 | COM28 | COM27 | COM26 | COM25 | COM18 | COM18 | COM17 |
| ROW34 | COM34 | COM29 | COM29 | COM28 | COM27 | COM26 | COM19 | COM19 | COM18 |
| ROW35 | COM35 | COM30 | COM30 | COM29 | COM28 | COM27 | COM20 | COM20 | COM19 |
| ROW36 | COM36 | COM31 | COM31 | COM30 | COM29 | COM28 | COM21 | COM21 | COM20 |
| ROW37 | COM37 | COM32 | COM32 | COM31 | COM30 | COM29 | COM22 | COM22 | COM21 |
| ROW38 | COM38 | COM33 | COM33 | COM32 | COM31 | COM30 | COM23 | COM23 | COM22 |
| ROW39 | COM39 | COM34 | COM34 | COM33 | COM32 | COM31 | COM24 | COM24 | COM23 |
| ROW40 | COM40 | COM35 | COM35 | COM34 | COM33 | COM32 | COM25 | COM25 | COM24 |
| ROW41 | COM41 | COM36 | COM36 | COM35 | COM34 | COM33 | COM26 | COM26 | COM25 |
| ROW42 | COM42 | COM37 | COM37 | COM36 | COM35 | COM34 | COM27 | COM27 | COM26 |
| ROW43 | COM43 | COM38 | COM38 | COM37 | COM36 | COM35 | COM28 | COM28 | COM27 |
| ROW44 | COM44 | COM39 | COM39 | COM38 | COM37 | COM36 | COM29 | COM29 | COM28 |
| ROW45 | COM45 | COM40 | COM40 | COM39 | COM38 | COM37 | COM30 | COM30 | COM29 |
| ROW46 | COM46 | COM41 | COM41 | COM40 | COM39 | COM38 | COM31 | COM31 | COM30 |
| ROW47 | COM47 | COM42 | COM42 | COM41 | COM40 | COM39 | COM32 | COM32 | COM31 |
| ROW48 | COM48 | COM43 | COM43 | COM42 | COM41 | COM40 | COM33 | NON-SELECT* | NON-SELECT* |
| ROW49 | COM49 | COM44 | COM44 | COM43 | COM42 | COM41 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW50 | COM50 | COM45 | COM45 | COM44 | COM43 | COM42 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW51 | COM51 | COM46 | COM46 | COM45 | COM44 | COM43 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW52 | COM52 | COM47 | COM47 | COM46 | COM45 | COM44 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| RŌW53 | СО̄̄̄53 | COM48 | COM48 | COM̄̄77 | C̄ŌM̄̄6 | CŌ̄̄̄̄5 | NON-SELECT** | NON-S̄EELEC̄CT** |  |
| ROW54 | COM54 | COM49 | COM49 | COM48 | COM47 | COM46 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW55 | COM55 | COM50 | COM50 | COM49 | COM48 | COM47 | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW56 | COM56 | COM51 | COM51 | COM50 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW57 | COM57 | COM52 | COM52 | COM51 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW58 | COM58 | COM53 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW59 | COM59 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW60 | COM60 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW61 | COM61 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW62 | COM62 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |
| ROW63 | COM63 | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* | NON-SELECT* |

Remark:

* The ROW will output a Non-Select COM signal.


## OPERATION OF LIQUID CRYSTAL DISPLAY DRIVER

## Description of Block Diagram Module

## Command Decoder and Command Interface

This module determines whether the input data is interpreted as data or command. Data is directed to this module based upon the input of the $D / \bar{C}$ pin. If $D / \bar{C}$ is high, data is written to Graphic Display Data RAM (GDDRAM). If $D / \bar{C}$ is low, the input at $D_{7}-D_{0}$ is interpreted as a Command and it will be decoded and be written to the corresponding command register.

## MPU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins $\left(D_{7}-D_{0}\right)$, $R / \bar{W}(\overline{W R}), D / \bar{C}, E(\overline{R D}), \overline{C S 1}$ and CS2. R/W$(\overline{W R})$ input High indicates a read operation from the Graphic Display Data RAM (GDDRAM) or the status register. $\mathrm{R} / \overline{\mathrm{W}}(\overline{\mathrm{WR}})$ input Low indicates a write operation to Display Data RAM or Internal Command Registers depending on the status of $D / \bar{C}$ input. The $E(\overline{R D})$ input serves as data latch signal (clock) when high provided that CS1 and CS2 are low and high respectively. Refer to Figure 9 for Parallel Interface Timing Diagram of 6800 -series microprocessors.

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 3 below.

## MPU Parallel 8080-series interface

The parallel interface consists of 8 bi-directional data pins $\left(D_{7}-D_{0}\right)$, $E(\overline{R D}), R / \bar{W}(\overline{W R}), D / \bar{C}, \overline{\mathrm{CS} 1}$ and CS2. $E(\overline{R D})$ input serves as data read latch signal (clock) when low provided that CS1 and CS2 are low and high respectively. Whether it is display data or status register read is controlled by $D / \bar{C}$. R/W $(\overline{W R})$ input serves as data write latch signal(clock) when high provided that $\overline{\mathrm{CS} 1}$ and CS2 are low and high respectively. Whether it is display data or command register write is controlled by D/C. Refer to Figure 10 for Parallel Interface Timing Diagram of 8080-series microprocessor.

Similar to 6800-series interface, a dummy read is also required before the first actual display data read.

## MPU Serial interface

The serial interface consists of serial clock $\operatorname{SCK}\left(D_{6}\right)$, serial data SDA $\left(D_{7}\right), D / \bar{C}, \overline{C S 1}$ and CS2. SDA is shifted into a 8 -bit shift register on every rising edge of SCL in the order of $D_{7}, D_{6}, \ldots D_{0}$. D/C is sampled on every eighth clock to determine whether the data byte in the shift register is written to the Display Data RAM or command register at the same clock.


Figure 3 - Display data read with the insertion of dummy read

## Oscillator Circuit

This module is an On-Chip low power RC oscillator circuitry (Figure 4). The oscillator generates the clock for the DC-DC voltage converter. This clock is also used in the Display Timing Generator.


Figure 4 - Oscillator Circuitry

## Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is $132 \times 65=8580$ bits. Figure 5 is a description of the GDDRAM address map. For mechanical flexibility, re-mapping on both Segment and Common outputs can be
selected by software. For vertical scrolling of display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display. Figure 5 shows the case in which the display start line register is set to 38 h .


Note: The configuration in parentheses represent the remapped values of Rows and Columns

Figure 5. Graphic Display Data RAM (GDDRAM) Address Map (with display start line at 38H) For 132 X 64 Graphic Display Mode with separated Icon Line

## LCD Driving Voltage Generator and Regulator

This module generates the LCD voltage required for display driving output. It takes a single supply input and generate necessary voltage levels. This block consists of:

1. $2 \mathrm{X}, 3 \mathrm{X}$ and 4 X DC-DC voltage converter

The built-in DC-DC voltage converter is use to generate large negative $L C D$ driving voltage with reference to $V_{D D}$ from the voltage input ( $\mathrm{V}_{\mathrm{SS} 1}$ ). For SSD1815, it is possible to produce 2X, 3X or 4X boosting from the protential different between $\mathrm{V}_{\mathrm{SS} 1}-\mathrm{V}_{\mathrm{DD}}$.
Detail configurations of the DC-DC converter for different boosting multiples are given in Figure 6 at the right.
2. Voltage Regulator (Voltages referenced to $\mathrm{V}_{\mathrm{DD}}$ )

The feedback gain control for LCD driving contrast curves can be selected by IRS pin to either internal (IRS pin = H) or external (IRS pin $=\mathrm{L}$ ).
For internal resistor network is enabled, there are eight setting can be set by software.
If external control is selected, external resistors are required to be connected between $V_{D D}$ and $V_{F}(R 1)$, and between $V_{F}$ and $V_{L 6}$ (R2).
3. Contrast Control (Voltages referenced to $\mathrm{V}_{\mathrm{DD}}$ )

Software control of the 64 contrast voltage levels at each voltage regulator feedback gain. The equation of calculating the LCD driving voltage is given as:

$$
V_{L 6}-V_{D D}=\text { Gain } *\left(1+\frac{\text { Contrast }}{\beta}\right) * V_{r e f}
$$

$$
V_{r e f}=\left(\frac{V_{B E}+R *\left(V_{D D}-V_{S S}\right)}{1+R}\right)
$$

where

| Int. Reg. Resistor <br> Ratio Setting | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | Ext. <br> Resistor |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain | -3.29 | -3.76 | -4.29 | -4.82 | -5.39 | -5.76 | -6.40 | -6.95 | $-(1+\mathrm{R} / \mathrm{R}))$ |
| $\beta$ | 92.59 | 91.86 | 91.12 | 90.40 | 89.67 | 89.18 | 88.29 | 87.49 | 96.68 |

and

| TC | 0 <br> $\left(-0.01 \% /{ }^{\circ} \mathrm{C}\right)$ | 2 <br> $\left(-0.10 \% /{ }^{\circ} \mathrm{C}\right)$ | 4 <br> $\left(-0.18 \% /{ }^{\circ} \mathrm{C}\right)$ | 7 <br> $\left(-0.25 \% /{ }^{\circ} \mathrm{C}\right)$ |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BE }}$ | 0.025 | 0.523 | 0.520 | 0.517 |
| R | 0.72 | 0.423 | 0.272 | 0.121 |

## 4. Bias Divider

Divide the regulator output to give the LCD driving voltages ( $\mathrm{V}_{\mathrm{L} 2}$ $\left.\mathrm{V}_{\mathrm{L} 5}\right)$. A low power consumption circuit design in this bias divider saves most of the display current comparing to traditional design.
5. Bias Ratio Selection circuitry

Software control of $1 / 7$ and $1 / 9$ bias ratio to match the characteristic of LCD panel. In addition, $1 / 4,1 / 5,1 / 6$ and $1 / 8$ bias ratios are also software selectable using the extended command for any mux application.
6. Self adjust temperature compensation circuitry

This block provides 4 different compensation settings to satisfy various liquid crystal temperature gradings by software control. Default temperature coefficient (TC) setting is TC0.


3X Boosting Configuration


Remarks:

1. $\mathrm{C} 1=0.47-1.0 \mathrm{uF}$
2. Boosting input from $\mathrm{V}_{\mathrm{SS} 1}$.
3. $\mathrm{V}_{\mathrm{SS} 1}$ should be lower potential than or equal to $\mathrm{V}_{\mathrm{SS}}$
4. All voltages are referenced to $V_{D D}$

Figure 6 - Configurations for DC-DC Converter


Figure 7 - Contrast Curves at Different Interneal Feedback Resistor Ratio Settings

## Reset Circuit

This block includes Power On Reset circuitry and the Reset pin, $\overline{R E S}$. Both of these having the same reset function. Once $\overline{R E S}$ receives a negative reset pulse, all internal circuitry will start to initialize. Minimum pulse width for completing the reset sequence is 1 us.
The status of the chip after reset is given by:

1. Display is turned OFF
2. 132X64 Display Display Mode with seperated Icon Line
3. Normal segment and display data column address mapping (SEG0 mapped to address 00h)
4. Read-modify-write mode is OFF
5. Power control register is set to 000b
6. Shift register data clear in serial interface
7. Bias ratio is set to $1 / 9$
8. Static indicator is turned OFF
9. Display start line is set to display RAM column address 0
10. Column address counter is set to 0
11. Page address is set to 0
12. Normal scan direction of the COM outputs
13. Contrast control register is set to 20 h
14. Test mode is turned OFF

## Display Data Latch

A series of registers carrying the display signal information. For SSD1815, there are 197 latches $(132+65)$ for holding the data, which will be fed to the HV Buffer Cell and Level Selector to output the required voltage level.

## Level Selector

Level Selector is a control of the display synchronization. Display
voltage can be separated into two sets and used with different cycles. Synchronization is important since it selects the required LCD voltage level to the HV Buffer Cell, which in turn outputs the COM or SEG LCD waveform.

## HV Buffer Cell (Level Shifter)

HV Buffer Cell work as a level shifter which translates the low voltage output signal to the required driving voltage. The output is shifted out with an internal FRM clock which comes from the Display Timing Generator. The voltage levels are given by the level selector which is synchronized with the internal M signal.


Figure 8a. LCD Display Example " 0 "


Figure 8b - LCD Driving Waveform

COMMAND TABLE

| Bit Pattern | Write Command <br> $(D / \bar{C}=0, R / \bar{W}(\overline{W R})=0, E(\overline{R D})=1)$ | Comment |
| :---: | :---: | :---: |
| $0000 X_{3} X_{2} X_{1} X_{0}$ | Set Lower Column Address | Set the lower nibble of the colume address register using $\mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ as data bits. The initial display line register is reset to 0000b during POR. |
| $0001 X_{3} X_{2} X_{1} X_{0}$ | Set Higher Column Address | Set the higher nibble of the colume address register using $\mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ as data bits. The initial display line register is reset to 0000b during POR. |
| 00100 $X_{2} X_{1} X_{0}$ | Set Internal Regulator Resistor Ratio | Internal regulator gain increases as $X_{2} X_{1} X_{0}$ increased from 000b to 111 b . At POR, $\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}=100 \mathrm{~b}$. |
| 00101 $\mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ | Set Power Control Register | $\mathrm{X}_{0}=0$ : turns off the output op-amp buffer (POR) <br> $X_{0}=1$ : turns on the output op-amp buffer <br> $\mathrm{X}_{1}=0$ : turns off the internal regulator (POR) <br> $X_{1}=1$ : turns on the internal regulator <br> $X_{2}=0$ : turns off the internal voltage booster (POR) <br> $X_{2}=1$ : turns on the internal voltage booster |
| $01 X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}$ | Set Display Start Line | Set display RAM display start line register from 0-63 using $\mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$. <br> Display start line register is reset to 000000 during POR. |
| $\begin{aligned} & 10000001 \\ & * * x_{5} x_{4} x_{3} x_{2} x_{1} x_{0} \end{aligned}$ | Set Contrast Control Register | Set Contrast level from 64 contrast steps. Contrast increases ( $\mathrm{V}_{\mathrm{L} 6}$ decreases) as $X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}$ is increased. $\mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}=100000 \mathrm{~b}(\mathrm{POR})$ |
| $1010000 X_{0}$ | Set Segment Re-map | $X_{0}=0$ : column address 00 h is mapped to SEG0 (POR) $\mathrm{X}_{0}=1$ : column address 83 h is mapped to SEG0 Refer to Figure 5 for example. |
| $1010001 X_{0}$ | Set LCD Bias | $\mathrm{X}_{0}=0: 1 / 9 \text { bias }(\mathrm{POR})$ <br> $X_{0}=1: 1 / 7$ bias <br> For setting bias ratio to $1 / 4,1 / 5,1 / 6$ or $1 / 8$, see Extended Command Table. |
| $1010010 X_{0}$ | Set Entire Display On/Off | $\mathrm{X}_{0}=0$ : normal display (POR) <br> $X_{0}=1$ : entire display on |
| $1010011 X_{0}$ | Set Normal/Reverse Display | $\mathrm{X}_{0}=0$ : normal display (POR) <br> $X_{0}=1$ : reverse display |
| $1010111 X_{0}$ | Set Display On/Off | $X_{0}=0$ : turns off LCD panel (POR) <br> $X_{0}=1$ : turns on LCD panel |
| $1011 \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ | Set Page Address | Set GDDRAM Page Address (0-8) using $\mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ |
| $1100 X_{3}^{* * *}$ | Set COM Output Scan Direction | $\mathrm{X}_{3}=0$ : normal mode (POR) <br> $X_{3}=1$ : remapped mode, COM0 to COM[ $\left.\mathrm{N}-1\right]$ becomes COM[ $\mathrm{N}-1$ ] to COMO when Multiplex ratio is equal to N. See Figure 5 as an example for N equal to 64 . |
| 11100000 | Set Read-Modify-Write Mode | Read-modify-write mode will be entered in which the column address will not be incremented during display data read. At POR, Read-modify-write mode is turned OFF. |
| 11100010 | Software Reset | Initialize the internal status register. |
| 11101110 | Set End of Read-Modify-Write Mode | Exit Read-modify-write mode. Column address before entering the mode will be restored. At POR, Read-modify-write mode is OFF. |
| $\begin{aligned} & 1010110 X_{0} \\ & * * * * * * X_{1} X_{0} \end{aligned}$ | Set Indicator On/Off <br> Indicator Display Mode, This second byte command is required ONLY when "Set Indicator On" command is sent. | $\mathrm{X}_{0}=0$ : indicator off (POR, no need of second command byte) <br> $X_{0}=1$ : indicator on (second command byte required) <br> $X_{1} X_{0}=00$ : indicator off <br> $X_{1} X_{0}=01$ : indicator on and blinking at $\sim 1$ second interval <br> $X_{1} X_{0}=10$ : indicator on and blinking at $\sim 1 / 2$ second interval <br> $X_{1} X_{0}=11$ : indicator on constantly |
| 11100011 | NOP | Command for No Operation |
| 11110000 | Test Mode Reset | Reserved for IC testing. Do NOT use. |
| 1111*** | Set Test Mode | Reserved for IC testing. Do NOT use. |
| ******* | Set Power Save Mode | Standby or sleep mode will be entered with compound commands |


| Bit Pattern | $\begin{aligned} & \text { Read Command } \\ & (\mathrm{D} / \overline{\mathrm{C}}=0, \mathrm{R} / \mathrm{W}(\mathrm{WR})=1, E(\overline{\mathrm{RD}})=0) \end{aligned}$ | Comment |
| :---: | :---: | :---: |
| $\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}$ <br> (Data Read Back from the driver) | Status Register Read | $\mathrm{D}_{7}=0$ : indicates an internal operation is completed. <br> $\mathrm{D}_{7}=1$ : indicates an internal operation is in progress. <br> $\mathrm{D}_{6}=0$ : indicates reverse segment mapping with column address <br> $\mathrm{D}_{6}=1$ : indicates normal segment mapping with column address <br> $\mathrm{D}_{5}=0$ : indicates the display is ON <br> $D_{5}=1$ : indicates the display is OFF <br> $\mathrm{D}_{4}=0$ : initialization is not in progress <br> $\mathrm{D}_{4}=1$ : initialization is in progress after $\overline{\mathrm{RES}}$ or software reset <br> $D_{3} D_{2} D_{1} D_{0}=1010$, these 4 -bit is fixed to 1010 which could be used to identify as Solomon Systech Device. |

## EXTENDED COMMAND TABLE

| Bit Pattern | Command | Comment |
| :---: | :---: | :---: |
| $\begin{aligned} & 10101000 \\ & 00 X_{5} X_{4} X_{3} X_{2} X_{1} X_{0} \end{aligned}$ | $\mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ : Set Multiplex Ratio | To select multiplex ratio N from 2 to 65 [Included Icon Line]. $N=X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}+2$, eg. $N=111111 b+2=65$ (POR) |
| $\begin{aligned} & 10101001 \\ & X_{7} X_{6} X_{5} X_{4} X_{3} X_{2} X_{1} X_{0} \end{aligned}$ | $\mathrm{X}_{1} \mathrm{X}_{0}$ : Set Bias Ratio <br> $X_{4} X_{3} X_{2}$ : Set TC Value <br> $\mathrm{X}_{7} \mathrm{X}_{6} \mathrm{X}_{5}$ : Modify Osc. Freq. | $\begin{aligned} & X_{1} X_{0}=00: 1 / 8,1 / 6 \\ & X_{1} X_{0}=01: 1 / 6,1 / 5 \\ & X_{1} X_{0}=10: 1 / 9,1 / 7(\text { POR }) \\ & X_{1} X_{0}=11: \text { Prohibited } \\ & X_{4} X_{3} X_{2}=000:-0.01 \% / C(T C 0, \text { POR }) \\ & X_{4} X_{3} X_{2}=010:-0.10 \% / C \text { (TC2) } \\ & X_{4} X_{3} X_{2}=100:-0.18 \% / C \text { (TC4) } \\ & X_{4} X_{3} X_{2}=111:-0.25 \% / C \text { (TC7) } \\ & X_{4} X_{3} X_{2}=001,011,101,110: \text { Reserved } \end{aligned}$ <br> Increase the value of $X_{7} X_{6} X_{5}$ will increase the oscillator frequency and vice versa. This command is not recommended to be used. $\mathrm{X}_{7} \mathrm{X}_{6} \mathrm{X}_{5}=011(\mathrm{POR})$ |
| $1010101 X_{0}$ | $\mathrm{X}_{0}$ : Set 1/4 Bias Ratio | $\mathrm{X}_{0}=0$ : use Normal Setting (POR) <br> $X_{0}=1$ : fixed at $1 / 4$ Bias |
| $\begin{aligned} & 11010010 \\ & 0 X_{6} X_{5} 00010 \end{aligned}$ | $\mathrm{X}_{6} \mathrm{X}_{5}$ : Set Total Frame Phases | The On/Off of the Static Icon is given by 3 phases/1 phase overlapping of the M and MSTAT signals. This command set how many phases of dividing the M/MSTAT signals for each frame. <br> The more the phases, the less the overlapping and thus the lower the effective driving voltage. $\begin{aligned} & X_{6} X_{5}=00: 3 \text { phases } \\ & X_{6} X_{5}=01: 5 \text { phases } \\ & X_{6} X_{5}=10: 7 \text { phases (POR) } \\ & X_{6} X_{5}=11: 16 \text { phases } \end{aligned}$ |
| $\begin{aligned} & 11010011 \\ & 00 X_{5} X_{4} X_{3} X_{2} X_{1} X_{0} \end{aligned}$ | $\mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$ : Set Display Offset <br> (for mux ratio has been set less than 64 only) | After POR, $X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}=0$ <br> After setting mux ratio less than 64, data will be displayed at Center of matrix. See Table 1. <br> To move display towards Row 0 by $\mathrm{L}, \mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}=\mathrm{L}$ <br> To move display away from Row 0 by $L, X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}=64$ - L <br> Note: max. value of $L=(64-$ display mux $) / 2$ |

Note: Patterns other than that given in Command Table and Extended Command Table are prohibited to enter to the chip as a command. Otherwise, unexpected result will occurs.

## Data Read / Write

To read data from the GDDRAM, input High to $\mathrm{R} / \overline{\mathrm{W}}(\overline{\mathrm{WR}})$ pin and $\mathrm{D} / \overline{\mathrm{C}}$ pin for 6800-series parallel mode, Low to $\mathrm{E}(\overline{\mathrm{RD}})$ pin and High to D/C pin for 8080 -series parallel mode. No data read is provided for serial mode. In normal mode, GDDRAM column address pointer will be increased by one automatically after each data read. However, no automatic increase will be performed in read-modify-write mode. Also, a dummy read is required before the first data read. See Figure 3 in Functional Description.
To write data to the GDDRAM, input Low to R/W $\overline{(W R)}$ pin and High to $D / \bar{C}$ pin for 6800 -series parallel mode. For serial interface, it will always be in write mode. GDDRAM column address pointer will be increased by one automatically after each data write.

## Address Increment Table (Automatic)

| D/C | R/W(WR) | Comment | Address Increment | Remarks |
| :---: | :---: | :--- | :--- | :--- |
| 0 | 0 | Write Command | No |  |
| 0 | 1 | Read Status | No |  |
| 1 | 0 | Write Data | Yes | ${ }^{*} 1$ |
| 1 | 1 | Read Data | Yes |  |

Address Increment is done automatically after data read write. The column address pointer of GDDRAM ${ }^{*}$ 2 is affected.
Remarks: 1. If read data is issued in read-modify-write mode, address will NOT be increased.
2. Column Address will NOT wrap round to zero when overflow.

## Commands Required for R/W (WR) Actions on RAM

| R/W(WR) Actions on RAMs | Commands Required <br> Read/Write Data from/to GDDRAM.Set GDDRAM Page Address <br> Set GDDRAM Column Address <br> Read/Write Data | $\left(1011 X_{3} X_{2} X_{1} X_{0}\right)^{*}$ <br> $\left(0001 X_{3} X_{2} X_{1} X_{0}\right)^{*}$ <br> $\left(0000 X_{3} X_{2} X_{1} X_{0}\right)$ <br> $\left(X_{7} X_{6} X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}\right)$ |
| :--- | :--- | :--- |
| Save/Restore GDDRAM Column Address. | Save GDDRAM Column Address by read-modify- <br> write mode <br> Restore GDDRAM Column Address by end of read- <br> modify-write mode | $(11100000)$ |
| $(11101110)$ |  |  |

Note: 1. No need to resend the command again if it is set previously.
2. The read / write action to the Display Data RAM does not depend on the display mode. This means the user can change the RAM content whether the target RAM content is being displayed or not.

## Command Description

## Set Lower Column Address

This command specifies the lower nibble of the 8-bit column address of the display data RAM. The column address will be incremented by each data access after it is pre-set by the MCU.

## Set Higher Column Address

This command specifies the higher nibble of the 8-bit column address of the display data RAM. The column address will be incremented by each data access after it is pre-set by the MCU.

## Set Internal Regulator Resistors Ratio

This command is to enable any one of the eight internal resistor sets for different regulator gain when using internal regulator resistor network (IRS pin pulled high). Please refer to Block Diagram Description section for detail calculation of the LCD driving voltage.

## Set Power Control Register

This command turns on/off the various power circuits associated with the chip.

## Set Display Start Line

This command is to set Display Start Line register to determine starting address of display RAM to be displayed by selecting a value from 0 to 63. With value equals to $0, D 0$ of Page 0 is mapped to COM0. With value equals to 1, D1 of Page0 is mapped to COM0. The display start line values of 0 to 63 are assigned to Page 0 to 7.

## Set Contrast Control Register

This commands adjusts the contrast of the LCD panel by changing $\mathrm{V}_{\mathrm{L} 6}$ of the LCD drive voltage provided by the On-Chip power circuits. $\mathrm{V}_{\mathrm{L} 6}$ is set with 64 steps (6-bit) contrast control register. It is a compound commands:


## Set Segment Re-map

This commands changes the mapping between the display data column address and segment driver. It allows flexibility in layout during LCD module assembly. Refer to Figure 5 for example.

## Set LCD Bias

This command selects a suitable bias ratio (1/7 or $1 / 9$ ) required for driving the particular LCD panel in use. The POR default for SSD1815 is set to $1 / 9$ bias. For setting $1 / 4,1 / 5,1 / 6$ and $1 / 8$ bias, an extended compound command should be
used.

## Set Entire Display On/Off

This command forces the entire display, including the icon row, to be "ON" regardless of the contents of the display data RAM. This command has priority over normal/reverse display. This command will be used with "Set Display Display ON/OFF" command to form a compound command for entering power save mode. See "Set Power Save Mode".

## Set Normal/Reverse Display

This command sets the display to be either normal/ reverse. In normal display, a RAM data of 1 indicates an "ON" pixel while in reverse display, a RAM data of 0 indicates an "ON" pixel. In icon mode, the icon line is not reversed by this command.

## Set Display On/Off

This command alternatively turns the display on and off. When display off is issued with entire display on, power save mode will be entered. See "Set Power Save Mode" for details.

## Set Page Address

This command positions the page address from 0 to 8 possible positions in GDDRAM. Refer to Figure 5 for mapping.

## Set COM Output Scan Direction

This command sets the scan direction of the COM output allowing layout flexibility in LCD module assembly.

## Set Read-Modify-Write Mode

This command puts the chip in read-modify-write mode in which:

1. the column address is saved before entering the mode
2. the column address is incremented by display data write but not by display data read

## Software Reset

This command causes some of the internal status registers of the chip to be initialized:

1. Static indicator is turned OFF
2. Display start line register is set to 0
3. Column address counter is set to 0
4. Page address is set to 0
5. Normal scan direction of the COM outputs
6. Contrast control register is set to 0
7. Test mode is turned OFF

## Set End of Read-Modify-Write Mode

This command relieves the chip from read-modify-write mode. The column address that is saved before entering read-modify-write mode will be restored.

## Set Indicator On/Off

This command turns on and off the static drive indicators. It also controls whether standby mode or sleep mode will be
entered after the power save compound command. See "Set Power Save Mode".

When the "Set Indicator On" command is sent, the "Indicator Display Mode" must be followed in the next command. The "Set Indicator Off" command is a single byte command and no following command is required.

## NOP

A command causing No Operation.

## Set Test Mode

This command force the driver chip into its test mode for internal testing of the chip. Under normal operation, user should NOT use this command.

## Set Power Save Mode

To enter Standby or Sleep Mode, it should be done by using a compound command composed of "Set Display ON/OFF" and "Set Entire Display ON/OFF" commands. When "Set Entire Display ON" is issued when display is OFF, either Standby Mode or Sleep Mode will be entered.
The status of the Static Indicator will determine which power save mode is entered. If static indicator is off, the Sleep Mode will be entered:

1. Internal oscillator and LCD power supply circuits are stopped
2. Segment and Common drivers output $V_{D D}$ level
3. The display data and operation mode before sleep are held
4. Internal display RAM can still be accessed

If the static indicator is on, the chip enters Standby Mode which is similar to sleep mode except:

1. Internal oscillator is on
2. Static drive system is on

Note also that if the software reset command is issued during Standby Mode, Sleep Mode will be entered. Both power save modes can be exited by the issue of a new software command or by pulling Low at hardware pin $\overline{\mathrm{RES}}$.

## Status register Read

This command is issued by pulling $\mathrm{D} / \overline{\mathrm{C}}$ Low during a data read (refer to Figure 9 and 10 for parallel interface waveforms). It allows the MCU to monitor the internal status of the chip. No status read is provided for serial mode.

## EXTENDED COMMANDS

These commands are used, in addition to basic commands, to trigger the enhanced features, on top of general ones, designed for the chip.

## Set Multiplex Ratio

This command switches default 64 multiplex mode to any multiplex mode from 2 to 64 . The chip pads ROW0-ROW63 will be switched to corresponding COM signal output, see Table 1 for examples of different multiplex settings.

## Set Bias Ratio

Except the $1 / 4$ bias, all the available bias ratios (1/5, 1/6, 1/7, $1 / 8$ and $1 / 9$ ) could be set using this command plus the Set LCD Bias. When changing the display multiplex ratio, the bias ratio also need to be adjusted to make display contrast consistent.

## Set Temperature Coefficient (TC) Value

4 different temperature coefficient settings is selected by this command in order to match various liquid crystal temperature grades.

## Modify Oscillator Frequency

The oscillator frequncy can be fine tuned by applying this command. Since the oscillator frequency will be affected by some other factors, this command is not recommended for general usage. Please contact our application engineer for more detail explaination on this command.

## Set 1/4 Bias Ratio

This command sets the bias ratio directly to $1 / 4$ bias. This ratio is especially for use in under 12 mux display.

In order to restore to other bias ratio, this command must be executed, with LSB=0, before the "Set Multiplex ratio" or "Set LCD Bias" command is sent.

## Set Total Frame Phases

The total number of phases for one display frame is set by this command.

The Static Icon is generated by the overlapping of the $M$ and MSTAT signals. To turn on the Static Icon, 3 phases overlapping will be applied to these signals, while 1 phase overlapping will be given to the Off status.

The more the total number of phasesin one frame, the less the overlapping time and thus the lower the effective driving voltage at the Static Icon on the LCD panel.

## Set Display Offset

This command should be sent ONLY when the multiplex ratio is set less than 64.

When the mulitplex ratio less than 64 is set, the display will be mapped in the middle (y-direction) of the LCD, see Table 1. Use this command could move the display vertically within the 64 commons.

To make the Reduced-Mux Com 0 (Com 0 after reducing the multiplex ratio) towards the Row 0 direction for $L$ lines, the 6 -bit data in second command should be given by $L$.

To move in the other direction by $L$ lines, the 6 -bit data should be given by 64-L.

Please note that the display is confined within the un-reduced 64 mux. That is maximum value of $L$ is given by the half of $64 \mathrm{mi}-$ nus the reduced-multiplex ratio. For an odd display mux after reduction, moving away from Row 0 direction will has 1 more step.

MAXIMUM RATINGS* (Voltages Referenced to $\mathrm{V}_{\text {SS }}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | -0.3 to +4.0 | V |
| $\mathrm{~V}_{\mathrm{EE}}$ |  | 0 to -12.0 | V |
| $\mathrm{~V}_{\text {in }}$ | Input Voltage | $\mathrm{V}_{\mathrm{SS}}-0.3$ to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| I | Current Drain Per Pin Excluding <br> $\mathrm{V}_{\mathrm{SS}}$ | 2 and | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{Stg}}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions to be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ be constrained to the range $\mathrm{V}_{\mathrm{SS}}<$ or $=\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right)<$ or $=\mathrm{V}_{\mathrm{DD}}$. Reliability of operation is enhanced if unused input are connected to an appropriate logic voltage level (e.g., either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

DC CHARACTERISTICS (Unless otherwise specified, Voltage Referenced to $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=2.4$ to $3.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30$ to $85^{\circ} \mathrm{C}$.)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Logic Circuit Supply Voltage Range | Recommend Operating Voltage Possible Operating Voltage | $\begin{aligned} & 2.4 \\ & 1.8 \end{aligned}$ | 2.7 | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | V |
| $\mathrm{I}_{\text {AC }}$ | Access Mode Supply Current Drain (V $\mathrm{V}_{\mathrm{DD}}$ Pins) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$, Voltage Generator On, 4X DC-DC Converter Enabled, Write accessing, $\mathrm{T}_{\text {cyc }}=3.3 \mathrm{MHz}$, Osc. Freq. $=17 \mathrm{kHz}$, Display On. | - | 300 | 600 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DP} 1}$ | Display Mode Supply Current Drain (VDD ${ }_{\text {Dins }}$ ) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{FE}}=-8.1 \mathrm{~V}$, Voltage Generator Disabled, R/W(WR) Halt, Osc. Freq. $=17 \mathrm{kHz}$, Display On, $\mathrm{V}_{\mathrm{L} 6}-\mathrm{V}_{\mathrm{DD}}=-8.1 \mathrm{~V}$. | - | 60 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {DP2 }}$ | Display Mode Supply Current Drain (VDD ${ }_{\text {D }}$ Pins) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-8.1 \mathrm{~V}$, Voltage Generator On, 4 x DC-DC Converter Enabled, R/W(WR) Halt, Osc. Freq. $=17 \mathrm{kHz}$, Display On, $\mathrm{V}_{\mathrm{L} 6}-\mathrm{V}_{\mathrm{DD}}=-8.1 \mathrm{~V}$. | - | 150 | 200 | $\mu \mathrm{A}$ |
| $I_{\text {SB }}$ | Standby Mode Supply Current Drain (VD $\mathrm{V}_{\text {Dins }}$ ) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$, LCD Driving Waveform Off, Osc. Freq. $=$ $17 \mathrm{kHz}, \mathrm{R} / \mathrm{W}(\mathrm{WR})$ halt. | - | 3.5 | 10 | $\mu \mathrm{A}$ |
| $I_{\text {SLEEP }}$ | Sleep Mode Supply Current Drain (VDD ${ }_{\text {D }}$ Pins) | $\mathrm{V}_{\mathrm{DD}}=\underline{2} .7 \mathrm{~V}, \operatorname{LCD}$ Driving Waveform Off, Oscillator Off, R/W $\bar{W}$ WR) halt. | - | 0.2 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{EE}}$ | LCD Driving Voltage Generator Output ( $\mathrm{V}_{\text {EE }}$ Pin) | Display On, Voltage Generator Enabled, DC/DC Converter Enabled, Osc. Freq. $=17 \mathrm{kHz}$, Regulator Enabled, Divider Enabled. | -12.0 | - | -1.8 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD Driving Voltage Input ( $\mathrm{V}_{\text {EE }}$ Pin) | Voltage Generator Disabled. | -12.0 | - | -1.8 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Logic High Output Voltage | $\mathrm{I}_{\text {out }}=100 \mu \mathrm{~A}$ | $0.9 * \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {OL1 }}$ | Logic Low Output Voltage | $\mathrm{I}_{\text {out }}=100 \mu \mathrm{~A}$ | 0 | - | $0.1 * V_{D D}$ | v |
| $\mathrm{V}_{\mathrm{L6}}$ | LCD Driving Voltage Source ( $\mathrm{V}_{\mathrm{L6}} \mathrm{Pin}$ ) | Regulator Enabled ( $\mathrm{V}_{\mathrm{L} 6}$ voltage depends on Int/Ext Contrast Control) | $V_{E E}-0.5$ | - | $V_{\text {D }}$ | V |
| $\mathrm{V}_{\text {L6 }}$ | LCD Driving Voltage Source ( $\mathrm{V}_{\mathrm{L} 6} \mathrm{Pin}$ ) | Regulator Disable | - | Floating | - | V |
| $\mathrm{V}_{\mathrm{HH} 1}$ | Logic High Input voltage |  | $0.8{ }^{*} \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {IL } 1}$ | Logic Low Input voltage |  | 0 | - | $0.2^{*} \mathrm{~V}_{\mathrm{DD}}$ | V |


| $\begin{aligned} & \mathrm{V}_{\mathrm{L} 2} \\ & \mathrm{~V}_{\mathrm{L} 3} \\ & \mathrm{~V}_{\mathrm{L} 4} \\ & \mathrm{~V}_{\mathrm{L} 5} \\ & \mathrm{~V}_{\mathrm{L}} \end{aligned}$ | $\begin{aligned} & \text { LCD Display Voltage Output } \\ & \left(V_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}, \mathrm{~V}_{\mathrm{L} 4}, \mathrm{~V}_{\mathrm{L} 5}, \mathrm{~V}_{\mathrm{L} 6} \text { Pins }\right) \end{aligned}$ | Voltage reference to $\mathrm{V}_{\mathrm{DD}}$, Bias Divider Enabled, 1:7 bias ratio |  | $\begin{gathered} \hline 1 / 7^{*} V_{\mathrm{L6}} \\ 2 / 7^{*} \mathrm{~V}_{\mathrm{L6}} \\ 5 / 7^{*} \mathrm{~V}_{\mathrm{L6}} \\ 6 / 7^{*} \mathrm{~V}_{\mathrm{L6}} \\ \mathrm{~V}_{\mathrm{L}} \end{gathered}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V}_{\mathrm{LL} 2} \\ & \mathrm{~V}_{\mathrm{L} 3} \\ & \mathrm{~V}_{\mathrm{L} 4} \\ & \mathrm{~V}_{\mathrm{L5}} \\ & \mathrm{~V}_{\mathrm{L6}} \end{aligned}$ | LCD Display Voltage Output $\left(\mathrm{V}_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}, \mathrm{~V}_{\mathrm{L} 4}, \mathrm{~V}_{\mathrm{L} 5}, \mathrm{~V}_{\mathrm{L} 6}\right.$ Pins $)$ | Voltage reference to $V_{D D}$, Bias Divider Enabled, 1:9 bias ratio |  | $\begin{gathered} 1 / 9^{*} \mathrm{~V}_{\mathrm{L6}} \\ 2 / 9^{*} \mathrm{~V}_{\mathrm{L6}} \\ 7 / 9^{*} \mathrm{~V}_{\mathrm{L6}} \\ 8 / 9^{*} \mathrm{~V}_{\mathrm{L6}} \\ \mathrm{~V}_{\mathrm{L6}} \end{gathered}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \\ & \text { V } \\ & \text { V } \\ & \text { V } \end{aligned}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{L} 2} \\ & \mathrm{~V}_{\mathrm{L} 3} \\ & \mathrm{~V}_{\mathrm{L} 4} \\ & \mathrm{~V}_{\mathrm{L} 5} \\ & \mathrm{~V}_{\mathrm{L}} \end{aligned}$ | LCD Display Voltage Input $\left(\mathrm{V}_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}, \mathrm{~V}_{\mathrm{L} 4}, \mathrm{~V}_{\mathrm{L} 5}, \mathrm{~V}_{\mathrm{L} 6}\right.$ Pins $)$ | Voltage reference to $\mathrm{V}_{\mathrm{DD}}$, External Voltage Generator, Bias Divider Disabled | $\begin{aligned} & \mathrm{V}_{\mathrm{L} 3} \\ & \mathrm{~V}_{\mathrm{L4}} \\ & \mathrm{~V}_{\mathrm{L}} \\ & \mathrm{~V}_{\mathrm{L6}} \\ & -12 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{L} 2} \\ & \mathrm{~V}_{\mathrm{L} 3} \\ & \mathrm{~V}_{\mathrm{L} 4} \\ & \mathrm{~V}_{\mathrm{L} 5} \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \\ & \text { V } \\ & \text { V } \\ & \text { V } \end{aligned}$ |
| $\begin{aligned} & \hline \mathrm{I}_{\mathrm{OH}} \\ & \mathrm{I}_{\mathrm{OL}} \\ & \mathrm{I}_{\mathrm{OZ}} \end{aligned}$ | Logic High Output Current Source <br> Logic Low Output Current Drain <br> Logic Output Tri-state Current Drain Source | $\begin{aligned} & \mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{DD}}-0.4 \mathrm{~V} \\ & \mathrm{~V}_{\text {out }}=0.4 \mathrm{~V} \end{aligned}$ | $50$ $-1$ | - | -50 1 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{ILL}^{\prime} \mathrm{l}_{\text {IH }}$ | Logic Input Current |  | -1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Logic Pins Input Capacitance |  | - | 5 | 7.5 | pF |
| $\Delta \mathrm{V}_{\mathrm{L} 6}$ | Variation of $\mathrm{V}_{\mathrm{L} 6}$ Output ( $\mathrm{V}_{\mathrm{DD}}$ is fixed) | Regulator Enabled, Internal Contrast <br> Enabled, Set Control    | - | $\pm 3$ | - | \% |
| PTC0 <br> PTC2 <br> PTC4 <br> PTC7 | Temperature Coefficient Compensation Flat Temperature Coefficient (POR) Temperature Coefficient 2* Temperature Coefficient $4^{*}$ Temperature Coefficient $7^{*}$ | Voltage Regulator Enabled Voltage Regulator Enabled Voltage Regulator Enabled Voltage Regulator Enabled | $\begin{gathered} 0 \\ -0.075 \\ -0.15 \\ -0.20 \end{gathered}$ | $\begin{array}{r} -0.01 \\ -0.10 \\ -0.18 \\ -0.25 \end{array}$ | $\begin{aligned} & -0.075 \\ & -0.15 \\ & -0.20 \end{aligned}$ | $\begin{aligned} & \text { \%/C } \\ & \text { \%/C } \\ & \text { \%/C } \\ & \text { \%/C } \end{aligned}$ |

* The formula for the temperature coefficient is:

$$
\mathrm{TC}(\%)=\frac{\mathrm{V}_{\text {ref }} \text { at } 50^{\circ} \mathrm{C}-\mathrm{V}_{\text {ref }} \text { at } 0^{\circ} \mathrm{C}}{50^{\circ} \mathrm{C}-0^{\circ} \mathrm{C}} \times \frac{1}{\mathrm{~V}_{\text {ref }} \text { at } 25^{\circ} \mathrm{C}} \times 100 \%
$$

AC ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Voltage Referenced to $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=2.4$ to $3.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30$ to $85^{\circ} \mathrm{C}$.)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| F OSC | Oscillation Frequency of Display Timing Generator | Internal Oscillator Enabled, V $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ | 15 | 17 | 19 | kHz |
| $\mathrm{F}_{\text {FRM }}$ | Frame Frequency | Display ON, Set $132 \times 64$ Graphic Display <br> Mode | - | $\frac{\mathrm{F}_{\text {OSC }}}{4^{*} 65}$ | - | Hz |

TABLE 3. 6800-Series MPU Parallel Interface Timing Characteristics ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=2.4$ to $3.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30$ to $85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{DSW}}$ | Write Data Setup Time | 40 | - | - | ns |
| $\mathrm{t}_{\mathrm{DHW}}$ | Write Data Hold Time | 15 | - | - | ns |
| $\mathrm{t}_{\mathrm{DHR}}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\mathrm{ACC}}$ | Access Time | - | - | 140 | ns |
| $\mathrm{PW}_{\mathrm{CSL}}$ | Chip Select Low Pulse Width (read) <br> Chip Select Low Pulse Width (write) | 120 | - | - | ns |
| $\mathrm{PW}_{\mathrm{CSH}}$ | Chip Select High Pulse Width (read) <br> Chip Select High Pulse Width (write) | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | 60 | - | - | ns |



Figure 9-6800-series MPU Parallel Interface Characteristics

TABLE 4. 8080-Series MPU Parallel Interface Timing Characteristics ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=2.4$ to $3.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30$ to $85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 0 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{DSW}}$ | Write Data Setup Time | 40 | - | - | ns |
| $\mathrm{t}_{\mathrm{DHW}}$ | Write Data Hold Time | 15 | - | - | ns |
| $\mathrm{t}_{\text {DHR }}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\text {ACC }}$ | Access Time | - | - | 140 | ns |
| $\mathrm{PW}_{\mathrm{CSL}}$ | Chip Select Low Pulse Width (read) <br>  <br>  <br> Chip Select Low Pulse Width (write) | 120 | - | - | ns |
| $\mathrm{PW}_{\mathrm{CSH}}$ | Chip Select High Pulse Width (read) <br> Chip Select High Pulse Width (write) | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | ns |  |



Figure 10-8080-series MPU Parallel Interface Characteristics

TABLE 5. Serial Interface Timing Characteristics ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=2.4$ to $3.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30$ to $85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 250 | - | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 150 | - | - | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 150 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSS}}$ | Chip Select Setup Time (for $\mathrm{D}_{7}$ input) | 120 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | Chip Select Hold Time (for $\mathrm{D}_{0}$ input) | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{DSW}}$ | Write Data Setup Time | 100 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{CLKL}}$ | Clock Low Time | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{CLKH}}$ | Clock High Time | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |

$$
\mathrm{D} / \overline{\mathrm{C}}
$$



Figure 11 - Serial Interface Characteristics

Figure 12 - Application Circuit: External VEE with internal regulator and divider mode [Command: 2B] in 64 Mux.


Logic pin connections not specified above:
Pins connected to $\mathrm{V}_{\mathrm{DD}}$ : CS2, $\overline{\mathrm{RD}}, \mathrm{M} / \overline{\mathrm{S}}, \mathrm{CLS}, \mathrm{C} 68 / \overline{80}, \mathrm{P} / \overline{\mathrm{S}}, \overline{\mathrm{HPM}}$
Pins connected to $\mathrm{V}_{\mathrm{SS}}: \mathrm{V}_{\mathrm{SS} 1}$
Pins floating: DOF, CL, $\mathrm{V}_{\mathrm{FS}}$

Figure 13 - Application Circuit: ALL internal power mode [Command: 2F] in 64 Mux.


Logic pin connections not specified above:
Pins connected to $\mathrm{V}_{\mathrm{DD}}$ : CS2, $\overline{\mathrm{RD}}, \mathrm{M} / \overline{\mathrm{S}}, \mathrm{CLS}, \mathrm{C} 68 / \overline{80}, \mathrm{P} / \overline{\mathrm{S}}, \overline{\mathrm{HPM}}$
Pins connected to $\mathrm{V}_{\mathrm{SS}}$ : $\mathrm{V}_{\mathrm{SS} 1}$
Pins floating: DOF, CL, V $\mathrm{V}_{\mathrm{FS}}$

## APPENDIX A0-1. SDD1815T TAB Drawing



COPPER VIEW


|  | DPILE-S PI FILM 75 | 5um $\pm 6 \mathrm{um}$ |
| :---: | :---: | :---: |
| Hxt 1 da | YES Aldesive 12 | $2 \mathrm{um} \pm 2 \mathrm{um}$ |
|  | NO Malilix | 10 um |
| HCLE | HLE DIMENSIDV | NUNPER |
| SNLARE | 1.981 $\times 1.981$ | 110 |
|  | 11.378×2.312 | ? |
|  | 50,976×3.300 | 0 |
|  | $13.000 \times 1.000$ | 0 |
|  | $7.000 \times 0.600$ | 2 |
|  | $46.500 \times 2.500$ | 0 |
|  |  |  |
| CIRCLE | ¢1.500 | 2 |
|  |  |  |
| ELlPPE |  |  |

ALL OTHER CHAMFER IS RO.200
GENERAL TOLERANCE $\pm 0.05$

## APPENDIX A0-2. SDD1815T TAB Drawing



## APPENDIX A1-1. SDD1815T1 TAB Drawing




ALL OTHER CHaNFER IS RO.200 GEVERAL TOLERANCE $\pm 0.05$

## APPENDIX A1-2. SDD1815T1 TAB Drawing



## APPENDIX A2-1. SDD1815T2 TAB Drawing

1:GENERAL TOLERANCE $: \pm 0.050 \mathrm{MM}$
2:ALL CHAMFER IS RO.20
3:MATERIAL
PI :UPILEXS 75um $\pm 6$ THICKNESS
FLEX COATING (PI INK) FS-100L

COPPER VIEW
SOLDER RESIST : AE-70-M11 $20 \pm 10 \mathrm{um}$
:PLATING
SN: $0.35 \pm 0.05 \mathrm{um}$
5: OPTIONAL FEATURE FOR SSL INTERNAL USE ONLY WHICH MAY BE REPLACED BY ©2.0MM HOLE


COPPER VEW

|  | Hilles] filly $/ 5$ | m t 6um |
| :---: | :---: | :---: |
|  | ESS Allusie | imy 2 m |
|  | Whilil | un |
| HILE | HILE duelsind | NUMER |
|  | $31.275 \times 1.000$ | 2 |
|  | $1.420 \times 1.420$ | 8 |
| gayer | $331.000 \times 2.000$ | 1 |
|  | $7.900 \times 0.600$ | 2 |
|  | $11.377 \times 2.3120$ | 1 |
|  |  |  |
|  |  |  |
|  | ¢1.000 | 2 |
|  | ه1.200x1.000 | 2 |
|  |  |  |

ALL OTHER CHAMFER IS RO.200
GENERAL TOLERANCE $\pm 0.05$

## APPENDIX A2-2. SDD1815T2 TAB Drawing



DETAIL A


DETAIL C


FLEX DETAIL F


DETAIL E

Internal Connections
$V_{D D}: C S 2, M / \bar{S}$
$\mathrm{v}_{\mathrm{SS}}: \mathrm{V}_{\mathrm{SS} 1}$


## APPENDIX A3-1. SDD1815T3 TAB Drawing



ALL OTHER CHAMFER IS RO. 200 GENERAL TOLERANCE $\pm 0.05$

## APPENDIX A3-2. SDD1815T3 TAB Drawing



Internal Connections:
$V_{D D}: C S 2, M / \bar{S}, P / \bar{S}, \overline{H P M}$, IRS
$\mathrm{V}_{\mathrm{SS}}: \mathrm{C} 68 / \overline{80}, \mathrm{~V}_{\mathrm{SS} 1}$
Floating: $\mathrm{V}_{\mathrm{FS}}$

Copper View Pin Assignment

## APPENDIX B0. R330 TAB Wheel Mechnical Drawing



MATERIAL: HIGH IMPACT POLYSTYRENE (HIPS) SURFACE RESISTIVITY: $1 \times 10^{5} \mathrm{OHM}$ MIN

TAPE LENGTH $=20 \mathrm{~m}$

Solomon reserves the right to make changes without further notice to any products herein. Solomon makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Solomon does not convey any license under its patent rights nor the rights of others. Solomon products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of unintended or unauthorized application, Buyer shall indemnify and hold Solomon and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon was negligent regarding the design or manufacture of the part.

