

HT16220

RAM Mapping 32×8 LCD Controller for I/O MCU

Features

- Operating voltage: 2.7V~5.2V
- External Crystal 32.768kHz oscillator
- 1/4 bias, 1/8 duty, frame frequency is 64Hz
- Max. 32×8 patterns, 8 commons, 32 segments
- Built-in internal resistor type bias generator
- 3-wire serial interface
- · 8 kinds of time base or WDT selection
- Time base or WDT overflow output
- · Built-in LCD display RAM

- · R/W address auto increment
- Two selectable buzzer frequencies (2kHz or 4kHz)
- Power down command reduces power consumption
- Software configuration feature
- Data mode and Command mode instructions
- · Three data accessing modes
- VLCD pin to adjust LCD operating voltage
- · Cascade application
- 64-pin QFP package

General Description


HT16220 is a peripheral device specially designed for I/O type MCU used to expand the display capability. The max. display segment of the device are 256 patterns (32×8). It also supports serial interface, buzzer sound, watchdog timer or time base timer functions. The HT16220 is a memory mapping and multi-function LCD controller. The software configuration feature of the

HT16220 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the HT16220. The HT162X series have many kinds of products that match various applications.

Selection Table


HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626
СОМ	4	4	8	8	8	8	16
SEG	32	32	32	32	48	64	48
Built-in Osc.	_	√	√	_	√	√	√
Crystal Osc.	√	√	_	√	√	√	√

Block Diagram






Pin Assignment



Pad Assignment



Chip size: $151 \times 157 \text{ (mil)}^2$

^{*} The IC substrate should be connected to VDD in the PCB layout artwork.



Pad Coordinates Unit: mil

Pad No.	Х	Υ	Pad No.	Х	Υ
1	-68.76	72.04	29	61.07	-72.33
2	-68.76	59.71	30	67.70	-72.33
3	-68.76	53.08	31	68.98	-10.41
4	-69.53	39.40	32	68.98	-3.78
5	-69.70	24.82	33	68.98	2.85
6	-69.70	18.19	34	68.98	9.48
7	-69.70	11.56	35	68.98	16.11
8	-69.70	1.36	36	68.98	22.74
9	-69.70	-10.28	37	68.98	29.37
10	-69.70	-23.55	38	68.98	36.00
11	-69.70	-38.93	39	68.98	42.63
12	-69.70	-45.56	40	68.98	49.26
13	-69.70	-56.53	41	68.98	55.89
14	-69.70	-63.83	42	68.98	62.52
15	-69.70	-70.46	43	68.98	69.15
16	-39.57	-71.57	44	13.85	72.04
17	-32.94	-71.57	45	7.22	72.04
18	-20.53	-71.57	46	0.60	72.04
19	-13.90	-71.57	47	-6.03	72.04
20	-1.49	-71.57	48	-12.66	72.04
21	5.14	-71.57	49	-19.30	72.04
22	14.66	-72.33	50	-25.92	72.04
23	21.29	-72.33	51	-32.56	72.04
24	27.92	-72.33	52	-39.19	72.04
25	34.55	-72.33	53	-45.81	72.04
26	41.18	-72.33	54	-52.44	72.04
27	47.81	-72.33	55	-59.08	72.04
28	54.44	-72.33			

Pad Description

Pad No.	Pad Name	I/O	Description
1	CS	I	Chip selection input with pull-high resistor. When the $\overline{\text{CS}}$ is logic high, the data and command read from or written to the HT16220 are disabled. The serial interface circuit is also reset But if the $\overline{\text{CS}}$ is at logic low level and is input to the $\overline{\text{CS}}$ pad, the data and command transmission between the host controller and the HT16220 are all enabled.
2	RD	I	READ clock input with pull-high resistor. Data in the RAM of the HT16220 are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the data line. The host controller can use the next rising edge to latch the clocked out data.
3	WR	I	WRITE clock input with pull-high resistor. Data on the DATA line are latched into the HT16220 on the rising edge of the $\overline{\text{WR}}$ signal.
4	DATA	I/O	Serial data input or output with pull-high resistor
5	VSS	_	Negative power supply, ground
6	VDD	_	Positive power supply
7	VLCD	ı	LCD operating voltage input pad.
8	ĪRQ	0	Time base or watchdog timer overflow flag, NMOS open drain output.
9, 10	BZ, BZ	0	2kHz or 4kHz tone frequency output pair
11	OSCO	0	Crystal oscillator output pin
12	OSCI	I	Crystal oscillator input pin
13~15	T1~T3	I	Not connected
16~23	COM0~COM7	0	LCD common outputs
24~55	SEG0~SEG31	0	LCD segment outputs



Absolute Maximum Ratings

Supply Voltage0.3V to 5.5V	Storage Temperature50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics


Ta=25°C

Cross le a l	Dangeratan		Test Conditions	Min	Тур.	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.			
V _{DD}	Operating Voltage	_	_	2.7		5.2	V
	On anothing Comment	3V	No load or LCD ON	_		50	μА
I _{DD1}	Operating Current	5V	Crystal oscillator	_	_	65	μА
	On anothing Comment	3V	No load or LCD OFF	_	_	20	μА
I _{DD2}	Operating Current	5V	Crystal oscillator	_		30	μА
l	Standby Current	3V	No load Dower down made	_	1	8	μΑ
I _{STB}	Standby Current	5V	No load, Power down mode	_	2	16	μΑ
V_{IL}	Innut Law Valtage	3V	DATA, WR, CS, RD	0		0.6	V
VIL	Input Low Voltage		DATA, WR, CS, RD	0		1.0	V
V_{IH}	Input High Voltage	3V	DATA, WR, CS, RD	2.4		3	V
VIH	Input High Voltage	5V DATA, WR, CS		4.0	_	5	V
I_{OL1} BZ, \overline{BZ} , \overline{IRQ}	DZ DZ IDO	3V	V _{OL} =0.3V	0.9	1.8		mA
	62, 62, IRQ	5V	V _{OL} =0.5V	1.7	3		mA
la	BZ, BZ		V _{OH} =2.7V	-0.9	-1.8		mA
I _{OH1}	DZ, DZ	5V	V _{OH} =4.5V	-1.7	-3	_	mA
I _{OL1}	1 DATA		V _{OL} =0.3V	200	450	_	μΑ
'OL1	DATA	5V	V _{OL} =0.5V	250	500	_	μΑ
I _{OH1}	DATA		V _{OH} =2.7V	-200	-450	_	μΑ
IOH1	DATA	5V	V _{OH} =4.5V	-250	-500	_	μΑ
I _{OL2}	LCD Common Sink Current	3V	V _{OL} =0.3V	15	40	_	μΑ
IOL2	LOD COMMON SINK CUITER	5V	V _{OL} =0.5V	100	200	_	μΑ
I _{OH2}	LCD Common Source Current	3V	V _{OH} =2.7V	-15	-30	_	μΑ
'UHZ	LOD COMMON Source Current	5V	V _{OH} =4.5V	-45	-90		μА
I _{OL3}	LCD Segment Sink Current	3V	V _{OL} =0.3V	15	30	_	μА
IOL3	202 Cogmont Onk Odnent	5V	V _{OL} =0.5V	70	150		μА
I _{OH3}	LCD Segment Source Current	3V	V _{OH} =2.7V	-6	-13		μА
·UH3	LOD Segment Source Current	5V	V _{OH} =4.5V	-20	-40	_	μА
R _{PH}	Pull-high Resistor	3V	DATA, WR, CS, RD	100	200	300	kΩ
· YH	i un-night (Coloto)	5V	DATA, WIX, CO, IXD	50	100	150	kΩ



A.C. Characteristics Ta=25°C

Cumbel	Davarratar		Test Conditions	Min	Time		Unit	
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit	
f _{SYS}	System Clcok		3V Crystal assillator		32	_	kHz	
			Crystal oscillator	_	32	_	kHz	
f	LOD France Francisco	3V	Country on sillate in	_	64	_	Hz	
f _{LCD}	LCD Frame Frequency	5V	Crystal oscillator	_	64	_	Hz	
t _{COM}	LCD Common Period	_	n: Number of COM	_	n/f _{LCD}	_	sec	
f	Carried Date Claste (AMD Dire)	3V	D. t	_	_	150	kHz	
f _{CLK1}	Serial Data Clock (WR Pin)	5V	Duty cycle 50%	_	_	300	kHz	
	0 : 15 1 0 1 (55 5:)	3V	D 1 500/	_	_	75	kHz	
f _{CLK2}	Serial Data Clock (RD Pin)	5V	Duty cycle 50%	_	_	150	kHz	
t _{CS}	Serial Interface Reset Pulse Width (Figure 3)		CS	_	250	_	ns	
_			Write mode	3.34	_	_	-	
	WR, RD Input Pulse Width (Figure 1)	3V	Read mode	6.67	_	_	μS	
t _{CLK}		5V	Write mode	1.67	_	_		
			Read mode	3.34	_	_	μS	
t _r , t _f	Rise/Fall Time Serial Data Clock	3V			120			
ч, ч	(Figure 1)		_		120	_	ns	
t _{SU}	Setup Time for DATA to WR, RD Serial	3V			120		ns	
	Data Clock (Figure 2)				120		115	
t _h	Hold Time for DATA to WR, RD Serial	3V		_	120	_	ns	
	Data Clock (Figure 2)	5V						
t _{SU1}	Setup Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock			_	100	_	ns	
	Width (Figure 3)	5V						
t _{h1}	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock Width	3V 5V		_	100	_	ns	
3111	(Figure 3)						110	






Figure 1

1 Figure 2




Figure 3



Functional Description

Display Memory - RAM Structure

The static display RAM is organized into 64×4 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can beaccessed by theREAD,WRITEand READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.

Time Base and Watchdog Timer - WDT

The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and $\overline{\text{IRQ}}$ EN/DIS are independent from each other. Once the WDT time-out occurs, the $\overline{\text{IRQ}}$ pin will stay at a logic low level until the CLR WDT or the $\overline{\text{IRQ}}$ DIS command is issued.


If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed.

Buzzer Tone Output


A simple tone generator is implemented in the HT16220. The tone generator can output a pair of differential driving signals on the BZ and $\overline{\text{BZ}}$ which are used to generate a single tone.

Command Format

The HT16220 can be configured by the software setting. There are two mode commands to configure the HT16220 resource and to transfer the LCD display data.



RAM Mapping



Timer and WDT Configurations



The following are the data mode ID and the command mode ID:


Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100


If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the $\overline{\text{CS}}$ pin should be set to "1" and the previous operation mode will be reset also. The $\overline{\text{CS}}$ pin returns to "0", a new operation mode ID should be issued first.

Name Command Code		Function
TONE OFF	0000-1000-X	Turn-off tone output
TONE 4K	010X-XXXX-X	Turn-on tone output, tone frequency is 4kHz
TONE 2K 0110-XXXX-X		Turn-on tone output, tone frequency is 2kHz

Timing Diagrams

READ Mode (Command Code: 110)









WRITE Mode (Command Code: 101) $\overline{\mathsf{cs}}$ WR 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 0 | 1 | A5 A4 A3 A2 A1 A0 | D0 D1 D2 D3 DATA **WRITE Mode (Successive Address Writing)** $\overline{\mathsf{cs}}$ $\overline{\mathsf{WR}}$ 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 DATA Data (MA) Data (MA+1) Data (MA+2) Memory Address (MA) READ-MODIFY-WRITE Mode (Command Code: 101) $\overline{\mathsf{cs}}$ WR 11111 RD 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1 D2 D3 X 1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 DATA Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) READ-MODIFY-WRITE Mode (Successive Address Accessing) $\overline{\mathsf{cs}}$ WR $\overline{\mathsf{RD}}$ 1 0 1 | A5 A4 A3 A2 A1 A0 | D0 D1 D2 D3 | D0 DATA Data (MA) Data (MA) Data (MA+1)



Command Mode (Command Code: 100)




Mode (Data And Command Mode)





Application Circuits



Note: The connection of $\overline{\text{IRQ}}$ and $\overline{\text{RD}}$ pin can be selected depending on the requirement of the MCU.

The voltage applied to V_{LCD} pin must be lower than V_{DD} .

Adjust VR to fit LCD display, at V_{DD}=5V, V_{LCD}=4V, VR=15k $\Omega\pm20\%$.

Adjust R (external pull-high resistance) to fit user's time base clock.

Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY- WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Read and Write data to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD display	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD display	
TIMER DIS	100	0000-0100-X	С	Disable time base output	Yes
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	Yes
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
CLR TIMER	100	0000-1101-X	С	Clear the contents of the time base generator	
CLR WDT	100	0000-1111-X	С	Clear the contents of the WDT stage	
TONE 4K	100	010X-XXXX-X	С	Tone frequency output: 4kHz	
TONE 2K	100	0110-XXXX-X	С	Tone frequency output: 2kHz	
ĪRQ DIS	100	100X-0XXX-X	С	Disable IRQ output	
ĪRQ EN	100	100X-1XXX-X	С	Enable IRQ output	



Name	ID	Command Code	D/C	Function	Def.
F1	100	101X-0000-X	С	Time base clock output: 1Hz The WDT time-out flag after: 4s	
F2	100	101X-0001-X	С	Time base clock output: 2Hz The WDT time-out flag after: 2s	
F4	100	101X-0010-X	С	Time base clock output: 4Hz The WDT time-out flag after: 1s	
F8	100	101X-0011-X	С	Time base clock output: 8Hz The WDT time-out flag after: 1/2s	
F16	100	101X-0100-X	С	Time base clock output: 16Hz The WDT time-out flag after: 1/4s	
F32	100	101X-0101-X	С	Time base clock output: 32Hz The WDT time-out flag after: 1/8s	
F64	100	101X-0110-X	С	Time base clock output: 64Hz The WDT time-out flag after: 1/16s	
F128	100	101X-0111-X	С	Time base clock output: 128Hz The WDT time-out flag after: 1/32s	Yes
TEST	100	1110-0000-X	С	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Note: X: Don't care

A5~A0 : RAM address D3~D0 : RAM data


D/C : Data/Command mode
Def. : Power on reset default

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base or WDT clock frequency can be derived from a 32.768kHz crystal oscillator or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT16220 after power on reset, for power on reset may fail, which in turn leads to malfunctioning of the HT16220.



Package Information

64-pin QFP (14×20) Outline Dimensions



Cumbal	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A	18.80	_	19.20			
В	13.90	_	14.10			
С	24.80	_	25.20			
D	19.90	_	20.10			
E	_	1	_			
F	_	0.40	_			
G	2.50	_	3.10			
Н	_	_	3.40			
1	_	0.10	_			
J	1.15	_	1.45			
K	0.10	_	0.20			
α	0°	_	7°			



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District,

Shenzhen, China 518057

Tel: 0755-8616-9908, 8616-9308

Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031

Tel: 010-6641-0030, 6641-7751, 6641-7752

Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office)

709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016

Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538

Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2004 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.