

LCD driver with RAM S1D15000 Series Technical Manual



Crystalfontz This controller datasheet was downloaded from http://www.crystalfontz.com/controllers/



SEIKO EPSON CORPORATION

NOTICE

No parts of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind aristing out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export licence from teh Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson corporation 2001, All rights reserved.

i8088 and i8086 are registered trademarks of Intel Corporation.Z80 is registered trademark of Zilog Corporation.V20 and V30 are registered trademarks of Nippon Electric Corporation.

The information of the product number change

Starting April 1, 2001 the product number will be changed as listed below. To order from April 1, 2001 please use the new product number. For further information, please contact Epson sales representative.

Configuration of product number



Comparison table between new and previous number

| Previous number | New number | Previous number | New number |
|-----------------|---------------|-----------------|---------------|
| SED1510Doc | S1D15100D00C* | SED1560DAB | S1D15600D10B* |
| SED1510Foc | S1D15100F00C* | SED1561D0B | S1D15601D00B* |
| SED1520DAA | S1D15200D10A* | SED1561DAB | S1D15601D10B* |
| SED1520DAB | S1D15200D10B* | SED1562D0B | S1D15602D00B* |
| SED1520F0A | S1D15200F00A* | SED1565D0B | S1D15605D00B* |
| SED1520FAA | S1D15200F10A* | SED1565D1B | S1D15605D01B* |
| SED1521F0A | S1D15201F00A* | SED1565D2B | S1D15605D02B* |
| SED1521FAA | S1D15201F10A* | SED1565DBB | S1D15605D11B* |
| SED1522F0A | S1D15202F00A* | SED1565DBE | S1D15605D11E* |
| SED1522FAA | S1D15202F10A* | SED1565T0* | S1D15605T00** |
| SED1526F0A | S1D15206F00A* | SED1565Tob | S1D15605T00B* |
| SED1526FAA | S1D15206F10A* | SED1566D0B | S1D15606D00B* |
| SED1526FBA | S1D15206F11A* | SED1566D1B | S1D15606D01B* |
| SED1526FEA | S1D15206F14A* | SED1566D2B | S1D15606D02B* |
| SED1526Fey | S1D15206F14Y* | SED1566DBB | S1D15606D11B* |
| SED1526T0A | S1D15206T00A* | SED1566T0* | S1D15606T00** |
| SED1528DBB | S1D15208D11B* | SED1567D0B | S1D15607D00B* |
| SED1528F0A | S1D15208F00A* | SED1567D1B | S1D15607D01B* |
| SED1530D0A | S1D15300D00A* | SED1567D2B | S1D15607D02B* |
| SED1530D0B | S1D15300D00B* | SED1567DBB | S1D15607D11B* |
| SED1540D0A | S1D15400D00A* | SED1567T0* | S1D15607T00** |
| SED1540Dob | S1D15400D00B* | SED1568D0B | S1D15608D00B* |
| SED1540F0A | S1D15400F00A* | SED1568DBB | S1D15608D11B* |
| SED1560D0B | S1D15600D00B* | SED1569D0B | S1D15609D00B* |

| Previous number | New number |
|-----------------|---------------|
| SED1569Dbb | S1D15609D11B* |
| SED1570D0A | S1D15700D00A* |
| SED1570Dob | S1D15700D00B* |
| SED1575D0B | S1D15705D00B* |
| SED1575D3B | S1D15705D03B* |
| SED1575DAB | S1D15705D10B* |
| SED1575T0* | S1D15705T00** |
| SED1575T0A | S1D15705T00A* |
| SED1575T3* | S1D15705T03** |
| SED1577Dob | S1D15707D00B* |
| SED1577D3B | S1D15707D03B* |
| SED1577T0* | S1D15707T00** |
| SED1577T3* | S1D15707T03** |
| SED1578D0B | S1D15708D00B* |
| SED157AD0B | S1D15710D00B* |
| SED157ADAB | S1D15710D10B* |
| SED157ADBB | S1D15710D11B* |
| SED157AT0A | S1D15710T00A* |
| SED15A6D0B | S1D15A06D00B* |
| SED15A6D1B | S1D15A06D01B* |
| SED15A6D2B | S1D15A06D02B* |
| SED15A6T0* | S1D15A06T00** |
| SED15B1D0B | S1D15B01D00B* |
| SED15B1D1B | S1D15B01D01B* |
| SED15B1D2B | S1D15B01D02B* |
| SED15B1T0* | S1D15B01T00** |

S1D15100 Series S1D15200 Series S1D15210 Series S1D15206 Series S1D15300 Series S1D15400 Series S1D15600/601/602 Series S1D15605 Series S1D15700 Series S1D15705 Series S1D15710 Series S1D15A06 Series S1D15B01 Series

CONTENTS

Selection Guide

- 1. S1D15100 Series
- 2. S1D15200 Series
- 3. S1D15210 Series
- 4. S1D15206 Series
- 5. S1D15300 Series
- 6. S1D15400 Series
- 7. S1D15600/601/602 Series
- 8. S1D15605 Series
- 9. S1D15700 Series
- 10. S1D15705 Series
- 11. S1D15710 Series
- 12. S1D15A06 Series
- 13. S1D15B01 Series

S1D15000 Series Selection Guide

LCD drivers with RAM for smalland medium-sized displays

Ultra-low power consumption and on-chip RAM make this series ideal for compact LCD-based equipment.

S1D15000 (SED1500) series

| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Segment | Common | Display RAM (bits) | Microprocessor interface | Frequency (KHz) | Package | Application/additional features | |
|-------------------------------|-----------------------------|--------------------------|-------------|---------|--------|-----------------------|-----------------------------|---|--------------|--|--|
| S1D15100D00C* (SED1510Doc) | | | | | | | | | Al pad chip | Small segment-type | |
| S1D15100F00Ć* (SED1510F0C) | 0.9 to 6.0 | 1.8 to 6.0 | 1/4 | 32 | 4 | 128 bit | Serial | 18(internal) | QFP12-48pin | and data interface. | |
| S1D15200***** (SED1520***) | 2.4 to 7.0 | 3.5 to 13 | 1/8 to 1/32 | 61 | 16 | 2,560 bit | 8 bit | 18(internal, external) or 2(external) | Chip, TCP | After service parts | |
| S1D15201***** (SED1521***) | 2.4 to 7.0 | 3.5 to 13 | 1/8 to 1/32 | 80 | - | 2,560 bit | 8 bit | 18(internal, external) or 2(external) | Chip, TCP | After service parts | |
| S1D15202***** (SED1521***) | 2.4 to 7.0 | 3.5 to 13 | 1/8 to 1/32 | 69 | 8 | 2,560 bit | 8 bit | 18(internal, external) or 2(external) | Chip, TCP | After service parts | |
| S1D15206D**A* (SED1526D*A) | | | | | | | | | Al pad chip | | |
| S1D15206D**В* (SED1526D*в) | | 3.5 to Supply | 1/8,1/9, | | | | 8-bit | | Au bump chip | DC/DC×3 | |
| S1D15206F**A* (SED1526F*A) | 2.4 to 6.0 | voltage ×3 | 1/16,1/17 | 80 | 17 | 80×33 bit | parallel or Serial | 20 | QFP5-128pin | (S1D15206*00**•VREG) (S1D15206*14**•no VREG) | |
| S1D15206T**Á* (SED1526T*A) | | | | | | | | | TCP | | |
| S1D15208D**A* | | | | | | | | | Al pad chip | | |
| S1D15208D**B* | | 3.5 to Supply | | | | | 8-bit | | Au bump chip | DC/DC×3 | |
| S1D15208F**A* | 2.4 to 6.0 | voltage | 1/32,1/33 | 64 | 33 | 80×33 bit | parallel or Serial | 20 | QFP5-128pin | - (S1D15208*00**•VREG) (S1D15208*14**•no VREG) - | |
| S1D15208T**A* | | ~0 | | | | | | | TCP | | |
| S1D15300D00A* | | | | | | | | | Al pad chip | | |
| (SED153000A) S1D15300D10A* | | | | | | | | | Al pad chip | Built-in power circuit for LCD | |
| (SED1530DAA) S1D15300D00B* | 2.4 to 6.0 | 4.5 to 16 | 1/32,1/33 | 100 | 33 | 132×65 bit | 8-bit parallel | _ | Au bump chip | [(DC/DC×4)] S1D15300D00**(SED1530*0*) | |
| (SED1530D0B) S1D15300D10B* | | | | | | | or Serial | | Au bump chip | S1D15300*10**(SED1530*A*) | |
| (SED15300AB) S1D15300T10A* | | | | | | | | | ТСР | Common . Bour side | |
| (SED15301AA) S1D15301D00A* | | | | | | | | | Al pad chip | | |
| (SED1531D0A) S1D15301D00B* | | | | | | | 8-bit | | | Built-in power circuit for LCD (DC/DC×4) | |
| (SED1531D0B) | 2.4 to 6.0 | 4.5 to 16 | 1/64,1/65 | 132 | - | 132×65 bit | parallel or Serial | _ | Au bump chip | Common : Right side | |
| (SED1531T0A) | | | | | | | | | TCP | | |
| S1D15302D00A* (SED1532D0A) | | | | | | | | | Al pad chip | | |
| S1D15302D11A* (SED1532DBA) | | | | | | | | | Al pad chip | Built-in power circuit for LCD | |
| S1D15302D00B* (SED1532D0в) | 0.4 to 0.0 | 1540.40 | | 100 | 22 | 400. CE hit | 8-bit | | Au bump chip | (DC/DC×4) S1D15302*00**(SED1532*0*) | |
| S1D15302D11В* (SED1532Dвв) | 2.4 to 6.0 | 4.5 (0 16 | 1/04,1/05 | 100 | 33 | 132×05 DIt | or Serial | _ | Au bump chip | Common : Right side S1D15302*11**(SED1532*B*) | |
| S1D15302T00Á* (SED1532T0A) | | | | | | | | | TCP | Common : Left side | |
| S1D15302T11A* (SED1532TBA) | | | | | | | | | TCP | | |

TCP : Tape Carrier Package

| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Segment | Common | Display RAM (bits) | Microprocessor interface | Frequency (KHz) | Package | Application/additional features |
|-------------------------------|-----------------------------|--------------------------|---------------------------|---------|--------|-----------------------|--------------------------------------|-----------------------------------|--------------|---|
| S1D15303D15B* (SED1533DFB) | 2.4 to 6.0 | 4.5 to 16 | 1/17 | 116 | 17 | 132×65 bit | 8-bit parallel or Serial | _ | Au bump chip | Built-in power circuit for LCD (DC/DC×4) Common : Left side no VREF |
| S1D15400D00A* (SED1540D0A) | | | | | | | | | Al pad chip | |
| S1D15400D00B* (SED1540D0B) | 2.4 to 7.0 | 3.5 to 11 | 1/3, 1/4 | 73 | 3, 4 | 2,560 bit | 8-bit parallel | 18(internal), 4(external) | Au bump chip | |
| S1D15400F00A* (SED1540F0A) | | | | | | | | | QFP5-100pin | |
| S1D15600D00A* (SED1560D0A) | | | | | | | | | Al pad chip | |
| S1D15600D10A* (SED1560DAA) | *) | | | | 65 | | | | Al pad chip | for LCD (DC/DC×3) |
| S1D15600D00B* (SED1560D0B) | 2.4 to 6.0 | 6.0 to 16 | 1/48,1/49, | 102 | | 166×65 bit | 8-bit parallel | 8-bit parallel 18 or Serial | Au bump chip | S1D15600*00B* (SED1560*0B) |
| S1D15600D10B* (SED1560DAB) | | | 1/64,1/65 | | | | or Serial | | Au bump chip | : 1/9 bias S1D15600*10B* (SED1560*AB) : 1/7 bias |
| (SED1560T0B) | | | | | | | | | TCP | |
| (SED1560TQA) | | | | | | | | | QTCP | |
| S1D15601D00A* (SED1561D0A) | | | | | | | | | Al pad chip | |
| S1D15601D00B* (SED1561D0B) | | | 6 1/24,1/25, 1/32,1/33 | | | | | | Au bump chip | for LCD (DC/DC×3) S1D15601*00B* (SED1561*0B) : 1/7 bias S1D15601*10B* (SED1561*AB) : 1/5 bias |
| S1D15601D10B* (SED1561DAB) | 2 4 to 6 0 | 0 6.0 to 16 | | 134 | 33 | 166×65 bit | 8-bit 5 bit parallel or Serial | B-bit rallel 18 Serial | Au bump chip | |
| S1D15601T00B* (SED1561T0B) | 2.1 10 0.0 | | | | | | | | TCP | |
| S1D15601T10B* (SED1561TAB) | | | | | | | | | TCP | |
| S1D15601T26A* (SED1561TQA) | | | | | | | | | QTCP | |
| S1D15602D00A* (SED1562D0A) | | | | | | | | | Al pad chip | |
| S1D15602D00B* (SED1562D0B) | 2.4 to 6.0 | 6 0 to 16 | 1/16,1/17 | 150 | 17 | 166√65 hit | 8-bit | 18 | Au bump chip | Built-in power circuit for |
| S1D15602T00B* (SED1562T0B) | 2.4 10 0.0 | 0.0 10 10 | (1/5 bias) | 150 | 17 | 100×05 bit | or Serial | 10 | TCP | LCD (DC/DC×3) |
| S1D15602T26A* (SED1562TQA) | | | | | | | | | QTCP | |
| S1D15605D11В* (SED1565Dвв) | | | | | | | | | Au bump chip | |
| S1D15605D00B* (SED1565D0B) | | | | | | | | | Au bump chip | |
| S1D15605D01B* (SED1565D1B) | | | | | | | 0 6.4 | | Au bump chip | |
| S1D15605D02B* (SED1565D2B) | 1.8 to 5.5 | 4.5 to 16 | 1/65 (1/7,1/9 bias) | 132 | 65 | 132×65 bit | parallel | 33 | Au bump chip | Built-in power circuit for LCD (DC/DC×4) |
| S1D15605T00A* (SED1565T0A) | | | (17,175 6123) | | | | UI Sefial | | TCP | |
| S1D15605T00B* (SED1565T0B) | | | | | | | | | TCP | |
| S1D15605T00C* (SED1565T0C) | | | | | | | | | TCP | |

| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Segment | Common | Display RAM (bits) | Microprocessor interface | Frequency (KHz) | Package | Application/additional features |
|---------------------------------|-----------------------------|--------------------------|------------------------|---------|--------|-----------------------|-----------------------------|--------------------|--------------|---|
| S1D15606D11B* (SED1566DBB) | | | | | | | | | Au bump chip | |
| S1D15606D00B* | | | | | | | | | Au bump chip | |
| S1D15606D01B* | 1.8 to 5.5 | 4.5 to 16 | 1/49 | 132 | 49 | 132×65 bit | 8-bit parallel | 33 | Au bump chip | Built-in power circuit |
| (SED1566D1B) S1D15606D02B* | | | (1/6,1/8 blas) | - | | | or Serial | | Au hump chip | TOF LCD (DC/DC×4) |
| (SED1566D2B) S1D15606T00A* | | | | | | | | | | |
| (SED1566T0A) S1D15607D11B* | | | | | | | | | ICF | |
| (SED1567DBB) S1D15607D00B* | | | | | | | | | Au bump chip | |
| (SED1567D0B) | | | | | | | | | Au bump chip | |
| S1D15607D01B* (SED1567D1B) | 1 0 to 5 5 | 1 E to 16 | 1/33 | 100 | 22 | 132√65 bit | 8-bit | 22 | Au bump chip | Built-in power circuit |
| S1D15607D02B* (SED1567D2B) | 1.0 10 5.5 | 4.5 10 10 | (1/5,1/6 bias) | 152 | 33 | 132 X00 DIL | or Serial | 33 | Au bump chip | for LCD (DC/DC×4) |
| S1D15607T00B* (SED1567T0B) | | | | | | | | | TCP | |
| S1D15607T00C* | | | | | | | | | TCP | |
| S1D15608D11B* | | | | | | | 8-bit | | Au hump chip | . |
| (SED1568DBB) S1D15608D00B* | 1.8 to 5.5 | 4.5 to 16 | 1/55 (1/6,1/8 bias) | 132 | 55 | 132×65 bit | parallel | 33 | | for LCD (DC/DC×4) |
| (SED1568D0B) S1D15609D11B* | | | | | | | UI Sellai | | | |
| (SED1569DBB) S1D15609D00B+ | | | 1/53 | | | | 8-bit | | Au bump chip | Built-in power circuit |
| (SED1569D0B) | 1.8 to 5.5 | 4.5 to 16 | (1/6,1/8 bias) | 132 | 53 | 132×65 bit | parallel or Serial | 33 | Au bump chip | for LCD (DC/DC×4) |
| S1D15609T**** (SED1569Txx*) | | | | | | | | | TCP | |
| S1D15A06D00B* (SED15A6D0B) | | | | | | | 8-bit | | Au bump chip | Reduced ext. parts |
| S1D15A06T00A* | 1.8 to 5.5 | 4.5 to 16 | 1/55 | 102 | 55 | 102×65 bit | parallel or Serial | el 33 ial | TCP | Built-in power circuit. |
| S1D15B01D00B* | | | | | | | 8-bit | | Au bump chip | Duilt in colf refreching |
| (SED 15B 1D0B) S1D15B01T00A* | 1.8 to 5.5 | 4.5 to 16 | 1/65 | 132 | 65 | 132×65 bit | parallel or Serial | 33 | TCP | function. |
| (SED15B1T0A) S1D15E00D00B* | | | | | | | | | | |
| (SED15E0D0B) S1D15E00T00A* | 1.8 to 3.6 | 3.2 to 10 | 1/100 | 132 | 100 | 132×100 bit | Serial | Can be select | Au bump chip | 4-line MLS driving |
| (SED15E0T0A) | | | | | | | | | TCP | |
| (SED15705D00B* (SED1575D0B) | 3.6 to 5.5 | 4.5 to 16 | 1/65 | 168 | 65 | 200√65 hit | 8-bit | 22 | Au hump chip | Built-in power circuit |
| S1D15705D03B* (SED1575D3B) | 2.4 to 3.6 | 4.0 10 10 | 1/00 | 100 | 00 | 200/00 01 | or Serial | 22 | | for LCD (DC/DC×4) |
| S1D15705T00A* (SED1575T0A) | 3.6 to 5.5 | | | | | | 8-bit | | | Built-in power circuit |
| S1D15705T03A* | 2.4 to 3.6 | 4.5 to 16 | 1/65 | 168 | 65 | 200×65 bit | parallel or Serial | 22 | TCP | for LCD (DC/DC×4) |
| S1D15707D00B* | 3.6 to 5.5 | | | | | | 8-bit | | | |
| (SED1577Dов) S1D15707D03B* | 0.0 to 0.0 | 4.5 to 16 | 1/33 | 200 | 33 | 200×65 bit | parallel | 22 | Au bump chip | Built-in power circuit for LCD (DC/DC×4) |
| (SED1577D3B) S1D15707T00A* | 2.4 10 3.6 | | | | | | or Serial | | | |
| (SED1577T0A) | 3.6 to 5.5 | 4.5 to 16 | 1/33 | 200 | 33 | 200×65 bit | 8-bit parallel | 22 | TCP | Built-in power circuit |
| (SED15777T3A) | 2.4 to 3.6 | | | | | | or Serial | | | |
| S1D15710D00B* (SED157AD0B) | 1.0 + 5.5 | 15 10 | 4/05 | 004 | 05 | 004. 05 L | 8-bit | 22 | Au bump chip | Built-in power circuit |
| S1D15710T00A* (SED157AT0A*) | 1.0 10 5.5 | 4.5 (0 18 | 60/1 | 224 | CO | 224×03 DIt | or Serial | 22 | TCP | for LCD |

1. S1D15100 Series

Contents

| 1. | DESCRIPTION | . 1-1 |
|-----|--------------------------------|-------|
| 2. | FEATURES | . 1-1 |
| 3. | BLOCK DIAGRAM | . 1-1 |
| 4. | PAD LAYOUT AND COORDINATES | . 1-2 |
| 5. | PIN LAYOUT (S1D1500F00C*) | . 1-3 |
| 6. | PIN DESCRIPTION | . 1-3 |
| 7. | FUNCTIONAL DESCRIPTION | . 1-4 |
| 8. | COMMANDS | . 1-7 |
| 9. | THE SUPPLY VOLTAGES | . 1-8 |
| 10. | ABSOLUTE MAXIMUM RATINGS | . 1-9 |
| 11. | DC ELECTRICAL CHARACTERISTICS | . 1-9 |
| 12. | AC ELECTRICAL CHARACTERISTICS1 | i-10 |

1. DESCRIPTION

The S1D15100Series is a segment driver IC for 1/4-duty LCD panels. It features 150 μ W maximum power dissipation and a wide operating supply voltage range, making it ideal for use in battery-powered devices. The S1D15100 series incorporates an LCD driving power circuit and allows simple configuration of the interface with a microcomputer, achieving a handy type unit at low cost.

2. FEATURES

- 1/4-duty LCD segment driver
- 150 µW maximum power dissipation
- Serial data interface
 128 bits of display data
- 128 bits of display data RAM
- On-chip oscillator
- LCD drive voltage generator
- Four common driver outputs
- 32 segment driver outputs
- 0.9 to 6.0 V supply for logic circuitry operation
- 1.8 to 6.0 V supply for LCD driver operation
- Series specification S1D15100D00C*: chip (Al pad) S1D15100F00C*: QFP12-48pin



3. BLOCK DIAGRAM

4. PAD LAYOUT AND COORDINATES (S1D15100D00C*)



Sectional dimensions



Size of pad opening



Pad center coordinates

| | | | | | | | Unit: µm |
|-----|----------|--------------|--------------|-----|----------|--------------|--------------|
| No. | Pin name | X coordinate | Y coordinate | No. | Pin name | X coordinate | Y coordinate |
| 1 | OSC1 | -898 | -1091 | 25 | SEG 8 | 898 | 1091 |
| 2 | OSC2 | -738 | -1091 | 26 | SEG 9 | 738 | 1091 |
| 3 | V1 | -578 | -1091 | 27 | SEG 10 | 578 | 1091 |
| 4 | V2 | -418 | -1091 | 28 | SEG 11 | 418 | 1091 |
| 5 | V3 | -258 | -1091 | 29 | SEG 12 | 258 | 1091 |
| 6 | Vss | -98 | -1091 | 30 | SEG 13 | 98 | 1091 |
| 7 | Vdd | 63 | -1091 | 31 | SEG 14 | -63 | 1091 |
| 8 | CK | 223 | -1091 | 32 | SEG 15 | -223 | 1091 |
| 9 | SI | 383 | -1091 | 33 | SEG 16 | -383 | 1091 |
| 10 | CS | 543 | -1091 | 34 | SEG 17 | -543 | 1091 |
| 11 | C/D | 703 | -1091 | 35 | SEG 18 | -703 | 1091 |
| 12 | COM0 | 863 | -1091 | 36 | SEG 19 | -863 | 1091 |
| 13 | COM1 | 1091 | -898 | 37 | SEG 20 | -1091 | 898 |
| 14 | COM2 | 1091 | -738 | 38 | SEG 21 | -1091 | 738 |
| 15 | COM3 | 1091 | -578 | 39 | SEG 22 | -1091 | 578 |
| 16 | Vreg | 1091 | -418 | 40 | SEG 23 | -1091 | 418 |
| 17 | SEG 0 | 1091 | -258 | 41 | SEG 24 | -1091 | 258 |
| 18 | SEG 1 | 1091 | -98 | 42 | SEG 25 | -1091 | 98 |
| 19 | SEG 2 | 1091 | 63 | 43 | SEG 26 | -1091 | -63 |
| 20 | SEG 3 | 1091 | 224 | 44 | SEG 27 | -1091 | -223 |
| 21 | SEG 4 | 1091 | 383 | 45 | SEG 28 | -1091 | -383 |
| 22 | SEG 5 | 1091 | 543 | 46 | SEG 29 | -1091 | -543 |
| 23 | SEG 6 | 1091 | 703 | 47 | SEG 30 | -1091 | -703 |
| 24 | SEG 7 | 1091 | 863 | 48 | SEG 31 | -1091 | -863 |

Origin: Center of the chip Chip size: $2,500 \times 2,500$

5. PINOUT (S1D15100F00C*)



| No. | Name | No. | Name | No. | Name |
|-----|------|-----|-------|-----|-------|
| 1 | OSC1 | 17 | SEG0 | 33 | SEG16 |
| 2 | OSC2 | 18 | SEG1 | 34 | SEG17 |
| 3 | V1 | 19 | SEG2 | 35 | SEG18 |
| 4 | V2 | 20 | SEG3 | 36 | SEG19 |
| 5 | V3 | 21 | SEG4 | 37 | SEG20 |
| 6 | Vss | 22 | SEG5 | 38 | SEG21 |
| 7 | Vdd | 23 | SEG6 | 39 | SEG22 |
| 8 | CK | 24 | SEG7 | 40 | SEG23 |
| 9 | SI | 25 | SEG8 | 41 | SEG24 |
| 10 | CS | 26 | SEG9 | 42 | SEG25 |
| 11 | C/D | 27 | SEG10 | 43 | SEG26 |
| 12 | COM0 | 28 | SEG11 | 44 | SEG27 |
| 13 | COM1 | 29 | SEG12 | 45 | SEG28 |
| 14 | COM2 | 30 | SEG13 | 46 | SEG29 |
| 15 | COM3 | 31 | SEG14 | 47 | SEG30 |
| 16 | Vreg | 32 | SEG15 | 48 | SEG31 |
| | | | | | |

6. PIN DESCRIPTION

| Pin Name | I/O | Description | | | |
|---------------|--------------|--|----|--|--|
| Vdd | Power supply | Plus power terminal. Common to the microcomputer power terminal Vcc. | 1 | | |
| Vss | Power supply | Minus power supply. A 0V terminal to be connected to the system GND. | 1 | | |
| V1 V2 | 0 | Power level monitor terminal for liquid crystal drive. The levels $V_1 = 1/3 \times V_3$ and $V_2 = 2/3 \times V_3$ are generated from the inside of S1D15100F00C*. | 2 | | |
| V3 | Power supply | Power terminal for liquid crystal drive. Potential relations: VDD > V3. | 1 | | |
| SI | I | Serial data input. Input of display data and of commands to control operation of S1D15100F00C*. When display data is input, the relations between display data input and segment ON/OFF are as follows: SI input "0" \rightarrow OFF, SI input "1" \rightarrow ON | 1 | | |
| СК | I | Shift clock input of serial data (SI input). SI input data is read bit by bit in the serial register at the CK input leading edge. | 1 | | |
| C/D | I | Identification of SI input as data or command (in case of S1D15100F00C* only). The LOW level indicates data, and the HIGH level does commands. | 1 | | |
| CS | I | Chip select signal input (in case of S1D15100F00C* only). When \overline{CS} input is changed from the HIGH level to the LOW level, S1D15100F00C* can accept SI inputs. The CK counter is set to the initial state when the \overline{CS} input is changed from the HIGH level to the LOW level. | 1 | | |
| OSC1 OSC2 | I O | Oscillation resistance connection terminal | 2 | | |
| SEG0 to SEG31 | 0 | Segment signal for liquid crystal drive | 32 | | |
| COM0 to COM3 | 0 | Common signal for liquid crystal drive | 4 | | |
| Vreg | 0 | Test terminal. Keep it open. | 1 | | |

7. FUNCTIONAL DESCRIPTION

Command/Data Register

- ♦ The command/data register consists of an 8-bit serial register and a 3-bit CK counter.
- ◊ When CS input changes from the HIGH level to the LOW level, S1D15100 Serise comes to accept SI inputs. Also, the CK counter is initialized when CS input changes from the HIGH level to the LOW level. S1D15100 Serise always accepts SI inputs. When the built-in timing generator (CR oscillator) starts oscillating, the CK counter is initialized.
- ◊ The serial register takes in serial data D7, D6, ... D0 in this order from the SI terminal on the rising edge of the CK. At the same time, the CK counter starts counting the serial clock. The CK counter, when counting 8 on the serial clock, returns to the initial state.
- ♦ So, serial data is taken in to the serial register in 8 bits and is processed.

- When the CK counter counts 8 of shift clock input (CK input) (reads the input 8-bit serial data), the serial data taken in the command/data register is output to the display data memory (RAM) if the input serial data is a display data, or is output to the command decoder if it is a command data.
- ◊ S1D15100 Serise identifies input serial data (SI input) as display data or command data judging from C/D input. It displays display data when C/D input is LOW level or command data when the input is HIGH level.
- ♦ S1D15100 Serise reads and identifies C/\overline{D} input at the timing on the rising edge of 8xn of shift clock input (CK input) from the \overline{CS} = LOW level. (n=1, 2, 3, ...)



Command Decoder

♦ When the command/data register data specifies any command (when C/D input is HIGH level when serial data is input), the command decoder takes in and decode the data of the command/data register to control S1D15100F00C*.

Display Data Memory

The format of the 32×4 -bit memory is shown in the following figure.



Each 8-bit display data byte loaded from the command/ data register is stored in two consecutive addresses as shown in the following figure. The upper four bits are stored at the location specified by the address counter, and the lower four bits, at the next location. The address counter is automatically incremented by two.



EPSON

A single 4-bit word can be written to memory using the Data Memory Write command as shown in the following figure. The lower four bits are stored at the location specified by the address counter. The address counter is automatically incremented by one.

| 1 | 0 | 0 | * | D3 | D2 | D1 | D0 |
|---|---|---|---|----|----|----|----|
|---|---|---|---|----|----|----|----|



Note

- * = don't care
- ♦ The display data memory address is automatically incremented by 2 when a 8-bit display data (C/\overline{D} = LOW level) is stored, or incremented by 1 when a 4-bit data is stored by the display data re-write command.
- ♦ After the display data is written in the RAM, the RAM address is held as shown below unless the address is reset:

After writing a 8-bit display data ...

the final write address is incremented by 2. After rewriting a 4-bit display data ...

the final rewrite address is incremented by 1.

Otata in the display data memory synchronizes with the COM0 to COM3 signals and is output in 32 bits to the segment driver.

The relations of the display data memory, the segment terminal and common signal selection timing are as follows:



Address Counter

- ♦ The address counter is a presettable type to give 5-bit addresses to the display data memory.
- ♦ In case of S1D15100 Serise, any address can be set when the address set command is used.
- ♦ In case of S1D15100 Serise, set addresses are automatically incremented by 2 when an 8-bit display data is stored ($C/\overline{D} = LOW$ level), or incremented by 1 when a 4-bit data is stored by the display data memory rewrite command.
- The address decoder, after counting Address 31, counts
 0 at the next counting and repeats as follows:



Address Decoder

The address decoder sets addresses 0 to 31 of the display data memory where the display data of address counter is written.

Timing Generator

A low-power oscillator can be constructed using an external feedback resistor as shown in the following figure.



Alternatively, an 18 kHz external clock can be input on OSC1, and OSC2 left open, as shown in the following figure.



Common Counter

The timing generator clock signal is frequency-divided by the common counter to generate both the common drive timing and the alternating frame timing.

Segment and Common Drivers

The 32 segment drivers and the four common drivers are 4-level outputs that switch between VDD and the V1, V2 and V3 LCD driver voltage levels.

The output states are determined by the display data values and the common counter as shown in the following figure. The outputs are used to drive a 1/3-bias, 1/4-duty LCD panel.



8. COMMANDS

The S1D15100F00C* samples C/\overline{D} on every eighth rising edge of CK. If C/\overline{D} is HIGH, the command/data register contents are latched into the command decoder. The command decoder executes the following six commands.

Address Set

Set the address counter to the value specified by D0 to D4.

| 0 | 0 | 0 | D4 | D3 | D2 | D1 | D0 |
|---|---|---|----|----|----|----|----|

Addresses are incremented by 2 each time a display data (8-bit) is input. The relations between D4 to D0 and addresses are as follows:

| D4 | D3 | D2 | D1 | D0 | Address |
|----|-----------|-----------|-----------|-----------|---------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 1 | 1 | 3 |
| 1 | | | | | 1 |
| 1 | 1 | 1 | 0 | 0 | 28 |
| 1 | 1 | 1 | 0 | 1 | 29 |
| 1 | 1 | 1 | 1 | 0 | 30 |
| 1 | 1 | 1 | 1 | 1 | 31 |

Display ON

Turn all LCD segments ON. The display memory data is not affected.



Note: ***** = don't care

Display OFF

Turn all LCD segments OFF. The display memory data is not affected.

| 0 | 1 | 0 | * | * | * | * | * |
|---|---|---|---|---|---|---|---|
|---|---|---|---|---|---|---|---|

Note: ***** = don't care

Display Start

Return to normal display mode. The display memory data is output to the display.



Note: ***** = don't care

Memory Write

Store the data D0 to D3 at the location specified by the address counter. The address counter is automatically incremented by one. The other display memory locations are not affected.

| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 1 | 0 | 0 | * | D3 | D2 | D1 | D0 |
|---|---|---|---|---|----|----|----|----|
|---|---|---|---|---|----|----|----|----|

Data are allocated to each bit of the display data memory as follows:

| Bit 3 | | | Bit 0 | | | | | |
|-------------|----|----|-------|--|--|--|--|--|
| D3 | D2 | D1 | D0 | | | | | |
| Address = n | | | | | | | | |

Note: ***** = don't care

Reset

Reset the S1D15100F00C*. The S1D15100F00C* then enters normal operating mode, and the display turns OFF.

| 1 | 1 | 0 | * | * | * | * | * |
|---|---|---|---|---|---|---|---|

Note: ***** = don't care

9. SUPPLY VOLTAGES

In addition to VDD, there are three LCD supply voltages: V1, V2 and V3. V3 is supplied externally, whereas V1 and V2 are generated internally. V1, V2 and V3 are given by the following equations.

 $V_1 = V_{DD} - 1/3V_{LCD}$

 $V_2 = V_{DD} - 2/3V_{LCD}$

$$V3 = VDD - VLCD$$

where VLCD is the LCD drive voltage. The voltages must be such that

 $VDD \geq V1 \geq V2 \geq V3$

LCD supply voltage connections when the LCD drive supply is connected to Vss are shown in figure 1, and the connections when the drive supply is independent of Vss, in Figure 2.







Figure 1. LCD drive supply connected to Vss



Figure 2. LCD drive supply not connected to Vss

10. ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
|---------------------------|--------|-----------------|--------|
| Supply voltage range | Vss | -7.0 to 0.3 | V |
| LCD supply voltage range | V3 | -7.0 to 0.3 | V |
| Input voltage range | Vi | Vss -0.3 to 0.3 | V |
| Output voltage range | Vo | Vss -0.3 to 0.3 | V |
| Power dissipation | PD | 250 | mW |
| Operating temperature | Topa | -20 to 75 | °C |
| range | тору | -20 10 75 | 0 |
| Storage temperature range | Tstg | -65 to 150 | °C |
| Soldering temperature | Taal | 260 | °C |
| (10 sec at leads) | 1 501 | 200 | U |
| Heat resistance | | 400 • 10 | °C∙Min |

Note: All voltages shown are specified on a $V_{DD} = 0$ V basis.

11. DC ELECTRICAL CHARACTERISTICS

VDD = 0V, Vss = -5.0 ± 0.5 V, Ta = -20 to 75 °C unless otherwise noted

| Parameter | Symbol | Condition | | Rating | | Unit | |
|---|---|--|---------|-----------------|-----------|------|--|
| Falameter | Symbol | Condition | Min. | Тур. | Max. | Unit | |
| Supply voltage | Vss | | -6.0 | — | -0.9 | V | |
| | V1 | | _ | $1/3 \times V3$ | _ | | |
| LCD supply voltages | V2 | | — | $2/3 \times V3$ | — | V | |
| | V3 | | -6.0 | — | -1.8 | | |
| Quiescent supply current | IDDQ | VSS = -6.0 V, $VIN = VDD$ | — | 0.05 | 1.0 | μA | |
| Supply ourrent | IDD1 | Display mode, $R_f = 680 \text{ K}\Omega$, Vss = -5.0 V | _ | 20.0 | 30.0 | | |
| | $IDD2 \qquad Input mode, Vss = -5.0 V, \\ f_{ck} = 200 \text{ kHz}$ | | - | 100 | 250 | μΑ | |
| LOW-level input voltage | VIL | | Vss | _ | 0.8 Vss | V | |
| HIGH-level input voltage | Vih | | 0.2 Vss | — | Vdd | V | |
| Input leakage current | LI | $Vss \le Vin \le Vdd$ | _ | 0.05 | 2.0 | μA | |
| SEG0 to SEG31 and COM0 to | Vo | $lo_{1} = 0.1 \text{ mA}$ | | | | V | |
| COM3 LOW-level output voltage | VOL | IOL = 0.1 IIIA | | | V 55+ 0.4 | v | |
| SEG0 to SEG31 and COM0 to COM3 HIGH-level output voltage | Vон | Iон = -0.1 mA | -0.4 | _ | - | V | |
| Output leakage current | ILO | $Vss \le Vout \le Vdd$ | _ | 0.05 | 5.0 | μA | |
| Oppillator fraguanay | fooo | Vss = -5.0 V, Rf = $680 \pm 2\%$ k Ω | — | 18 | — | | |
| Oscillator frequency | IOSC | Vss = -3.0 V, Rf =680 $\pm 2\%$ k Ω | — | 16 | — | KITZ | |
| Input terminal capacity | Сі | Ta = 25°C, f = 1 MHz | — | 5.0 | 8.0 | pF | |
| | | $V_3 = -5.0 \text{ V}, \text{ } \Delta \text{Von } = 0.1 \text{ V},$ | | 5.0 | 7.5 | | |
| SEG0 to SEG31 and COM0 to | Bou | Ta = 25 ℃ | _ | 5.0 | 1.5 | kO | |
| COM3 ON resistance *1 | KUN | $V_3 = -0.3$ V, I △VON I = 0.1 V, Ta = 25 °C | _ | 10.0 | 50. | K52 | |

*1 The internal power impedance is not included in the LCD driver on resistance (RON).

12. AC ELECTRICAL CHARACTERISTICS

VDD=0 V, Vss=-5.0 ±0.5 V, Ta=-20 to 75 $^{\circ}\text{C}$

| Baramatar | Symbol | Condition | | Rating | | Unit |
|--|--------|--|--------|--------|------|------|
| Farameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
| CK period | tCYC | | 900 | — | — | ns |
| CK LOW-level pulsewidth | tPWL1 | | 400 | — | — | ns |
| CK HIGH-level pulsewidth | tPWH1 | | 400 | — | — | ns |
| SI to CK setup time | tDW1 | | 100 | — | — | ns |
| CK to SI hold time | tDH1 | | 200 | — | — | ns |
| CS LOW-level puisewidth | tPWL2 | tPWL2 \geq 8tCYC | 7200*1 | — | — | ns |
| CS HIGH-level pulsewidth | tPWH2 | | 400 | — | — | ns |
| CS to CK setup time | tDW2 | Referenced to the rising edge of the first CK cycle. | 100 | _ | _ | ns |
| CK to $\overline{\text{CS}}$ hold time | tDH2 | Referenced to the rising edge of the eighth CK cycle. | 200 | _ | _ | ns |
| C/\overline{D} to CK setup time | tDW3 | Referenced to the rising edge of the eighth CK cycle. | 9 | _ | _ | μs |
| CK to C/ \overline{D} hold time | tDH3 | Referenced to the rising edge of the eighth CK cycle. | 1 | _ | _ | μs |
| Rise time | tr | | _ | _ | 50 | ns |
| Fall time | tr | | _ | _ | 50 | ns |

*1 tcyc \times 8

VDD = 0 V, Vss = -6.0 to -1.5 V, Ta = -20 to 75 °C

| Perometer | Sumbol | Condition | | Rating | | Unit |
|------------------------------------|--------|--------------------------------------|------------------|--------|------|------|
| Parameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
| CK period | tCYC | | 10 | — | | μs |
| CK LOW-level puisewidth | tPWL1 | | 4.5 | — | | μs |
| CK HIGH-level pulsewidth | tPWH1 | | 4.5 | — | | μs |
| SI to CK setup time | tDW1 | | 1.2 | — | — | μs |
| CK to SI hold time | tDH1 | | 2.3 | — | - | μs |
| CS LOW-level pulsewidth | tPWL2 | tPWL2 \geq 8tCYC | 80* ¹ | — | | μs |
| CS HIGH-level pulsewidth | tPWH2 | | 4.5 | — | _ | μs |
| CS to CK setup time | tDW2 | Referenced to the rising edge of the | 1.2 | _ | _ | us |
| | | first CK cycle. | | | | |
| CK to \overline{CS} hold time | tDH2 | Referenced to the rising edge of the | 23 | _ | _ | us |
| | | eighth CK cycle. | 2.0 | | | |
| C/\overline{D} to CK setup time | fDW/2 | Referenced to the rising edge of the | 100 | | | 116 |
| | 10003 | eighth CK cycle. | 100 | | | μω |
| CK to C/\overline{D} hold time | toup | Referenced to the rising edge of the | 11 | | | |
| | IDH3 | eighth CK cycle. | | _ | _ | μs |
| Rise time | tr | | _ | _ | 50 | ns |
| Fall time | tf | | — | — | 50 | ns |

*1 tcyc \times 8

Timing Chart



Timing measurement



2. S1D15200 Series

Contents

| 1. | DESCRIPTION | 2-1 |
|-----|------------------------------------|------|
| 2. | FEATURES | 2-1 |
| 3. | BLOCK DIAGRAM | 2-2 |
| 4. | PIN LAYOUT | 2-3 |
| 5. | PAD | 2-4 |
| 6. | PIN DESCRIPTION | 2-6 |
| 7. | FUNCTION DESCRIPTION | 2-8 |
| 8. | COMMANDS | 2-14 |
| 9. | ABSOLUTE MAXIMUM RATINGS | 2-20 |
| 10. | ELECTRICAL CHARCTERISTICS | 2-20 |
| 11. | MPU INTERFACE CONFIGURATION | 2-26 |
| 12. | LCD DRIVE IINTERFACE CONFIGURATION | 2-27 |
| 13. | LCD PANEL WIRING EXAMPLE | 2-29 |
| | | |

1. DESCRIPTION

Line-up

The S1D15200 series of dot matrix LCD drivers are designed for the display of characters and graphics. The drivers generate LCD drive signals derived from bit mapped data stored in an internal RAM.

The drivers are available in two configurations

The S1D15200 series drivers incorporate innovative circuit design strategies to achieve very low power dissipation at a wide range of operating voltages.

These features give the designer a flexible means of implementing small to medium size LCD displays for compact, low power systems.

- The S1D15200 which is able to drive two lines of twelve characters each.
- The S1D15201 which is able to drive 80 segments for extention.
- The S1D15202 which is able to drive one line of thirteen characters each.

2. FEATURES

- Fast 8-bit MPU interface compatible with 80- and 68family microcomputers
- Many command set
- Total 80 (segment + common) drive sets
- Low power 30 µW at 2 kHz external clock
- Wide range of supply voltages VDD – VSS: -2.4 to -7.0 V VDD – V5: -3.5 to -13.0 V
- Low-power CMOS

| Product | Clock Fr | equency | Annlinghin Driver | Number | Number | Dutte |
|---------------|----------|----------|------------------------------|---------|---------|-------------|
| Name | On-Chip | External | Applicable Driver | Drivers | Drivers | Duty |
| S1D15200*00** | 18 kHz | 18 kHz | S1D15200*00**, S1D15201*00** | 61 | 16 | 1/16, 1/32 |
| S1D15201*00** | — | 18 kHz | S1D15200*00**, S1D15202*00** | 80 | 0 | 1/8 to 1/32 |
| S1D15202*00** | 18 kHz | 18 kHz | S1D15202*00**, S1D15201*00** | 69 | 8 | 1/8, 1/16 |
| S1D15200*10** | | 2 kHz | S1D15200*10**, S1D15201*10** | 61 | 16 | 1/16, 1/32 |
| S1D15201*10** | | 2 kHz | S1D15200*10**, S1D15200*10** | 80 | 0 | 1/8 to 1/32 |
| S1D15202*10** | | 2 kHz | S1D15200*10**, S1D15201*10** | 69 | 8 | 1/8, 1/16 |

 Package code (For example S1D15200) S1D15200T : TCP S1D15200F**** : PKG - S1D1520

: PKG _____S1D15200F**A* (QFP5-100pin)

S1D15200D**** : Chip -

- S1D15200F**C* (QFP15-100pin) - S1D15200D**A* (Al-pad) - S1D15200D**B* (Au-bump) - S1D15200D**E* (Au-bump)

3. BLOCK DIAGRAM

An example of S1D15200*10A*:



4. PIN LAYOUT QFP5



Note: This is an example of S1D15200F pin assignment. The modified pin names are given below.

| Product | | Pin/Pad Number | | | | | | | | |
|---------------|------|----------------|------------------------|-------|-------|-------|--|--|--|--|
| Name | 74 | 75 | 96 to 100, 1 to 11 | 93 | 94 | 95 | | | | |
| S1D15200F00A* | OSC1 | OSC2 | COM0 to COM15* | M/S | V4 | V1 | | | | |
| S1D15201F00A* | CS | CL | SEG76 to SEG61 | SEG79 | SEG78 | SEG77 | | | | |
| S1D15202F00A* | OSC1 | OSC2 | COM0 to 7, SEG68 to 61 | M/S | V4 | V1 | | | | |
| S1D15200F10A* | CS | CL | COM0 to COM15* | M/S | V4 | V1 | | | | |
| S1D15201F10A* | CS | CL | SEG76 to SEG61 | SEG79 | SEG78 | SEG77 | | | | |
| S1D15202F10A* | CS | CL | COM0 to 7, SEG68 to 61 | M/S | V4 | V1 | | | | |

S1D15200: Common outputs COM0 to COM15 of the master LSI correspond to COM31 to COM16 of the slave LSI.

S1D15202: Common outputs COM0 to COM15 of the master LSI correspond to COM15 to COM8 of the slave LSI.

5. PAD

Pad Layout

Chip specifications of AL pad package

Chip size: 4.80×7.04×0.400 mm Pad pitch: 100×100 μm

Chip specifications of gold bump package

100 95 90 85 □ 1 80 🗆 ____ 5 75 □ □ 10 Υ 70 🗆 шШ 7.04 r □ 15 Х (0, 0) 65 🗆 □ 20 60 🗆 □ □ □ 25 55 🗆 D1520DAA □ 30 50 35 40 45 ¥ 4.80 mm

Note: An example of S1D15200D10A* die numbers is given. These numbers are the same as the bump package.

Pad Center Coordinates

An example of S1D15200D10** pin names is given. The asterisk (*) can be A for AL pad package or B for gold bump package.

| Pad No. | Pin Name | X | Y | | Pad No. | Pin Name | X | Y | Pad No. | Pin Name | X | Y |
|------------|-------------|------|------|--|------------|-------------|------|------|------------|---------------------------|------|------|
| 1 | COM5 | 159 | 6507 | | 35 | SEG37 | 1302 | 159 | 69 | SEG3 | 4641 | 4148 |
| 2 | COM6 | 159 | 6308 | | 36 | SEG36 | 1502 | 159 | 70 | SEG2 | 4641 | 4347 |
| 3 | COM7 | 159 | 6108 | | 37 | SEG35 | 1701 | 159 | 71 | SEG1 | 4641 | 4547 |
| 4 | COM8 | 159 | 5909 | | 38 | SEG34 | 1901 | 159 | 72 | SEG0 | 4641 | 4789 |
| 5 | COM9 | 159 | 5709 | | 39 | SEG33 | 2100 | 159 | 73 | A0 | 4641 | 5048 |
| 6 | COM10 | 159 | 5510 | | 40 | SEG32 | 2300 | 159 | 74 | CS | 4641 | 5247 |
| 7 | COM11 | 159 | 5310 | | 41 | SEG31 | 2499 | 159 | 75 | CL_ | 4641 | 5447 |
| 8 | COM12 | 159 | 5111 | | 42 | SEG30 | 2699 | 159 | 76 | E (RD) | 4641 | 5646 |
| 9 | COM13 | 159 | 4911 | | 43 | SEG29 | 2898 | 159 | 77 | R/W (\overline{WR}) | 4641 | 5846 |
| 10 | COM14 | 159 | 4712 | | 44 | SEG28 | 3098 | 159 | 78 | Vss | 4641 | 6107 |
| 11 | COM15 | 159 | 4512 | | 45 | SEG27 | 3297 | 159 | 79 | DB0 | 4641 | 6307 |
| 12 | SEG60 | 159 | 4169 | | 46 | SEG26 | 3497 | 159 | 80 | DB1 | 4641 | 6506 |
| 13 | SEG59 | 159 | 3969 | | 47 | SEG25 | 3696 | 159 | 81 | DB2 | 4295 | 6884 |
| 14 | SEG58 | 159 | 3770 | | 48 | SEG24 | 3896 | 159 | 82 | DB3 | 4095 | 6884 |
| 15 | SEG57 | 159 | 3570 | | 49 | SEG23 | 4095 | 159 | 83 | DB4 | 3896 | 6884 |
| 16 | SEG56 | 159 | 3371 | | 50 | SEG22 | 4295 | 159 | 84 | DB5 | 3696 | 6884 |
| 17 | SEG55 | 159 | 3075 | | 51 | SEG21 | 4641 | 482 | 85 | DB6 | 3497 | 6884 |
| 18 | SEG54 | 159 | 2876 | | 52 | SEG20 | 4641 | 681 | 86 | DB7 | 3297 | 6884 |
| 19 | SEG53 | 159 | 2676 | | 53 | SEG19 | 4641 | 881 | 87 | Vdd | 3098 | 6884 |
| 20 | SEG52 | 159 | 2477 | | 54 | SEG18 | 4641 | 1080 | 88 | RES | 2898 | 6884 |
| 21 | SEG51 | 159 | 2277 | | 55 | SEG17 | 4641 | 1280 | 89 | FR | 2699 | 6884 |
| 22 | SEG50 | 159 | 2078 | | 56 | SEG16 | 4641 | 1479 | 90 | V5 | 2499 | 6884 |
| 23 | SEG49 | 159 | 1878 | | 57 | SEG15 | 4641 | 1679 | 91 | V3 | 2300 | 6884 |
| 24 | SEG48 | 159 | 1679 | | 58 | SEG14 | 4641 | 1878 | 92 | V2 | 2100 | 6884 |
| 25 | SEG47 | 159 | 1479 | | 59 | SEG13 | 4641 | 2078 | 93 | M/S | 1901 | 6884 |
| 26 | SEG46 | 159 | 1280 | | 60 | SEG12 | 4641 | 2277 | 94 | V4 | 1701 | 6884 |
| 27 | SEG45 | 159 | 1080 | | 61 | SEG11 | 4641 | 2477 | 95 | V1 | 1502 | 6884 |
| 28 | SEG44 | 159 | 881 | | 62 | SEG10 | 4641 | 2676 | 96 | COM0 | 1302 | 6884 |
| 29 | SEG43 | 159 | 681 | | 63 | SEG9 | 4641 | 2876 | 97 | COM1 | 1103 | 6884 |
| 30 | SEG42 | 159 | 482 | | 64 | SEG8 | 4641 | 3075 | 98 | COM2 | 903 | 6884 |
| 31 | SEG41 | 504 | 159 | | 65 | SEG7 | 4641 | 3275 | 99 | COM3 | 704 | 6884 |
| 32 | SEG40 | 704 | 159 | | 66 | SEG6 | 4641 | 3474 | 100 | COM4 | 504 | 6884 |
| 33 | SEG39 | 903 | 159 | | 67 | SEG5 | 4641 | 3674 | | | | |
| 34 | SEG38 | 1103 | 159 | | 68 | SEG4 | 4641 | 3948 | | | | |

S1D15200D10B* Pad Center Coordinates

The other S1D15200 series packages have the different pin names as shown.

| Package/Pad No. | 74 | 75 | 96 to 100, 1 to 11 | 93 | 94 | 95 |
|-----------------|------|------|------------------------|-------|-------|-------|
| S1D15200D00** | OSC1 | OSC2 | COM0 to COM15 * | M/S | V4 | V1 |
| S1D15202D00** | OSC1 | OSC2 | COM0 to 7, SEG68 to 61 | M/S | V4 | V1 |
| S1D15202D10** | OSC1 | OSC2 | COM0 to 7, SEG68 to 61 | M/S | V4 | V1 |
| S1D15201D00** | CS | CL | SEG76 to SEG61 | SEG79 | SEG78 | SEG77 |
| S1D15201D10** | CS | CL | SEG76 to SEG61 | SEG79 | SEG78 | SEG77 |

6. PIN DESCRIPTION

(1) Power Supply Pins

| Name | Description | | | |
|--------------------|--|--|--|--|
| Vdd | Connected to the +5Vdc power. Common to the Vcc MPU power pin. | | | |
| Vss | 0 Vdc pin connected to the system ground. | | | |
| V1, V2, V3, V4, V5 | Multi-level power supplies for LCD driving. The voltage determined for each liquid crystal cell is divided by resistance or it is converted in impedance by the op amp, and supplied. These voltages must satisfy the following: $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$ | | | |

(2) System Bus Connection Pins

| D7 to D0 | Three-state I/O. The 8-bit bidirectional data buses to be connected to the 8- or 16-bit standard MPU data buses. |
|----------|---|
| AO | Input. Usually connected to the low-order bit of the MPU address bus and used to identify the data or a command. A0=0: D0 to D7 are display control data. A0=1: D0 to D7 are display data. |
| RES | Input. When the RES signal goes the 68-series MPU is initialized, and when it goes, the 80-series MPU is initialized. The system is reset during edge sense of the RES signal. The interface type to the 68-series or 80-series MPU is selected by the level input as follows: High level: 68-series MPU interface Low level: 80-series MPU interface |
| CS | Input. Active low. Effective for an external clock operation model only. An address bus signal is usually decoded by use of chip select signal, and it is entered. If the system has a built-in oscillator, this is used as an input pin to the oscillator amp and an Rf oscillator resistor is connected to it. In such case, the RD, WR and E signals must be ORed with the CS signals and entered. |
| E (RD) | <u>If the 68-series MPU is connected:</u> Input. Active HIGH. Used as an enable clock input of the 68-series MPU. <u>If the 80-series MPU is connected:</u> Input. Active LOW. The RD signal of the 80-series MPU is entered in this pin. When this signal is kept low, the SED1520 data bus is in the output status. |
| R/W (WR) | If the 68-series MPU is connected: Input. Used as an input pin of read control signals (if R/W is HIGH) or write control signals (if LOW). If the 80-series MPU is connected: Input. Active LOW. The WR signal of the 80-series MPU is entered in this pin. A signal on the data bus is fetched at the rising edge of WR signal. |

(3) LCD Drive Circuit Signals

| Name | Description | | | | | |
|------|--|--|--|--|--|--|
| CL | Input. Effective for an external clock operation model only. This is a display data latch signal to count up the line counter and common counter at each signal falling and rising edges. If the system has a built-in oscillator, this is used as an output pin of the oscillator amp and an Rf oscillator resistor is con- nected to it. | | | | | |
| FR | Input/output. This is an I/P pin of LCD AC signals, and connected to the M terminal of common driver. <u>I/O selection</u> • Common oscillator built-in model: Output if M/S is 1; Input if M/S is 0. • Dedicate segment model: Input | | | | | |
| SEGn | Output. The output pin for LCD column (segment) driving. A single level of VDD, V2, V3 and V5 is selected by the combination of display RAM contents and RF signal. | | | | | |
| | FR signal Data UDD V2 V5 V3 Output level | | | | | |
| COMn | Output. The output pin for LCD common (low) driving. A single level of VDD, V1, V4 and V5 is selected by the combination of common counter output and RF signal. The slave LSI has the reverse common output scan sequence than the master LSI. | | | | | |
| | FR signal | | | | | |
| | Counter output 1 0 1 0 | | | | | |
| | | | | | | |
| M/S | Input. The master or slave LSI operation select pin for the S1D15200 or S1D15202. Connected to VDD (to select the master LSI operation mode) or Vss (to select the slave LSI operation mode). When this M/S pin is set, the functions of FR, COM0 to COM15, OSC1 (CS), and OSC2 (CL) pins are changed. | | | | | |
| | M/S FR COM output OSC1 OSC2 | | | | | |
| | S1D15200F00A* VDD Output COM0 to COM15 Input Output | | | | | |
| | Vss Input COM31 to COM16 NC Input | | | | | |
| | S1D15202F00A* VDD Output COM0 to COM7 Input Output | | | | | |
| | Vss Input COM15 to COM8 NC Input | | | | | |
| | * The slave driver has the reverse common output scan sequence than the master driver. | | | | | |

7. FUNCTION DESCRIPTION

System Bus

MPU interface

1. Selecting an interface type

The S1D15200 series transfers data via 8-bit bidirectional data buses (D0 to D7). As its Reset pin has the MPU interface select function, the 80-series MPU or the 68-series MPU can directly be connected to the MPU bus by the selection of HIGH or LOW $\overline{\text{RES}}$ signal level after reset (see Table 1).

When the \overline{CS} signal is high, the S1D15200 series is disconnected from the MPU bus and set to stand by. However, the reset signal is entered regardless of the internal setup status.

Table 1

| RES signal input level | MPU type | A0 | E | R/W | CS | D0 to D7 |
|-------------------------------|-----------|------------|----|------------|------------|------------|
| C Active | 68-series | 1 | ↑ | \uparrow | \uparrow | \uparrow |
| Active | 80-series | \uparrow | RD | WR | \uparrow | \uparrow |

(1) Data transfer

The S1D15200 and S1D15201 drivers use the A0, E (or $\overline{\text{RD}}$) and $R/\overline{\text{W}}$ (or $\overline{\text{WR}}$) signals to transfer data between the system MPU and internal registers. The combinations used Access to Display Date RAM and Internal Registers are given in the table blow.

This means that a dummy read cycle has to be executed at the start of every series of reads. See Figure 1. No dummy cycle is required at the start of a series of writes as data is transferred automatically from the input latch to its destination.

| Common | 68 MPU | 80 MPU | | Franction |
|--------|--------|--------|----|--------------------------------------|
| A0 | R/W | RD | WR | Function |
| 1 | 1 | 0 | 1 | Read display data |
| 1 | 0 | 1 | 0 | Write display data |
| 0 | 1 | 0 | 1 | Read status |
| 0 | 0 | 1 | 0 | Write to internal register (command) |

In order to match the timing requirements of the MPU with those of the display data RAM and control registers all data is latched into and out of the driver. This introduces a one cycle delay between a read request for data and the data arriving. For example when the MPU executes a read cycle to access display RAM the current contents of the latch are placed on the system data bus while the desired contents of the display RAM are moved into the latch.

Table 2



Figure 1 Bus Buffer Delay

(2) Busy flag

When the Busy flag is logical 1, the S1D15200 series is executing its internal operations. Any command other than Status Read is rejected during this time. The Busy flag is output at pin D7 by the Status Read command. If an appropriate cycle time (tcyc) is given, this flag needs not be checked at the beginning of each command and, therefore, the MPU processing capacity can greatly be enhanced.

(3) Display Start Line and Line Count Registers

The contents of this register form a pointer to a line of data in display data RAM corresponding to the first line of the display (COM0), and are set by the Display Start Line command. See section 3.

The contents of the display start line register are copied into the line count register at the start of every frame, that is on each edge of FR. The line count register is incremented by the CL clock once for every display line, thus generating a pointer to the current line of data, in display data RAM, being transferred to the segment driver circuits.

(4) Column Address Counter

The column address counter is a 7-bit presettable counter that supplies the column address for MPU access to the display data RAM. See Figure 2. The counter is incremented by one every time the driver receives a Read or Write Display Data command. Addresses above 50H are invalid, and the counter will not increment past this value. The contents of the column address counter are set with the Set Column Address command.

(5) Page Register

The page resiter is a 2-bit register that supplies the page address for MPU access to the display data RAM. See Figure 2. The contents of the page register are set by the Set Page Register command.

(6) Display Data RAM

The display data RAM stores the LCD display data, on a 1-bit per pixel basis. The relation-ship between display data, display address and the display is shown in Figure 2.

(7) Common Timing Generator Circuit

Generates common timing signals and FR frame signals from the CL basic clock. The 1/16 or 1/32 duty (for S1D15200) or 1/8 or 1/16 duty (for S1D15202) can be selected by the Duty Select command. If the 1/32 duty is selected for the S1D15200 and 1/16 duty is selected for the S1D15202, the 1/32 and 1/16 duties are provided by two chips consisting of the master and slave chips in the common multi-chip mode.

S1D15200



(8) Display Data Latch Circuit

This latch stores one line of display data for use by the LCD driver interface circuitry. The output of this latch is controlled by the Display ON/OFF and Static Drive ON/OFF commands.

(9) LCD Driver Circuit

The LCD driver circuitry generates the 80 4-level signals used to drive the LCD panel, using output from the display data latch and the common timing generator circuitry.

(10) Display Timing Generator

This circuit generates the internal display timing signal using the basic clock, CL, and the frame signals, FR. FR is used to generate the dual frame AC-drive waveform (type B drive) and to lock the line counter and common timing generator to the system frame rate. CL is used to lock the line counter to the system line scan rate. If a system uses both S1D15200 or S1D15202 and S1D15201 they must have the same CL frequency rating.

(11) Oscillator Circuit (S1D15200*0A Only)

A low power-consumption CR oscillator for adjusting the oscillation frequency using Rf oscillation resistor only. This circuit generates a display timing signal. Some of S1D15200 and S1D15202 series models have a built-in oscillator and others use an external clock. This difference must be checked before use.

Connect the Rf oscillation resistor as follows. To suppress the built-in oscillator circuit and drive the MPU using an external clock, enter the clock having the same phase as the OSC2 of mater chip into OSC2 of the slave chip.

• MPU having a built-in oscillator



- *1 If the parasitic capacitance of this section increases, the oscillation frequency may shift to the lower frequency. Therefore, the Rf oscillation frequency must be reduced below the specified level.
- *2 A CMOS buffer is required if the oscillation circuit is connected to two or more slave MPU chips.
- MPU driven with an external clock



(12) Reset Circuit

Detects a rising or falling edge of an $\overline{\text{RES}}$ input and initializes the MPU during power-on.

- Initialization status
- 1. Display is off.
- 2. Display start line register is set to line 1.
- 3. Static drive is turned off.
- 4. Column address counter is set to address 0.
- 5. Page address register is set to page 3.
- 6. 1/32 duty (S1D15200) or 1/16 duty (S1D15202) is selected.
- 7. Forward ADC is selected (ADC command D0 is 1 and ADC status flag is 1).
- 8. Read-modify-write is turned off.

The input signal level at RES pin is sensed, and an MPU interface mode is selected as shown on Table 1. For the 80-series MPU, the RES input is passed through the inverter and the active high reset signal must be entered. For the 68-series MPU, the active low reset signal must be entered.

As shown for the MPU interface (reference example), the $\overline{\text{RES}}$ pin must be connected to the Reset pin and reset at the same time as the MPU initialization.

If the MPU is not initialized by the use of $\overline{\text{RES}}$ pin during power-on, an unrecoverable MPU failure may occur.

When the Reset command is issued, initialization


Figure 2 Display Data RAM Addressing



COM0 -

COM1 -

COM2 -

COM3 -

COM4 -

COM5 -

COM6 -

COM7 -

COM8 -

COM9 -

COM11 -

COM12 —

COM14 -

COM15 -

-

SEG0

_





8. COMMANDS

| Command | | | | | С | ode | | | | | | Function | | |
|------------------------|----------|----|-----|------|-----|--------|----------|---------|---------|------------|----------|---|--|--|
| Commanu | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D 1 | D0 | Function | | |
| (1) Display On/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0/1 | Turns display on or off. | | |
| | | | | | | | | | | | | 1: ON, 0: OFF | | |
| (2) Display start line | 0 | 1 | 0 | 1 | 1 | 0Disp | lay star | t addr | ess (C | to 31) | | Specifies RAM line corresponding to | | |
| | | | | | | | | | | 1 | | top line of display. | | |
| (3) Set page address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Page | (0 to 3) | Sets display RAM page in page address register. | | |
| (4) Set column | 0 | 1 | 0 | 0 | | Colu | mn addı | ress ((|) to 79 | 9) | | Sets display RAM column address in | | |
| (segment) address | | | | | | 1 | | | | | | column address register. | | |
| | | | | | | | | | | | | Reads the following status: | | |
| | | | | | | | | | | | | BUSY 1: Busy | | |
| | | | | | | | | | | | | 0: Ready | | |
| | | | | | | | | | | | | ADC 1: CW output | | |
| (5) Read status | 0 | 0 | 1 | Busy | ADC | ON/OFF | Reset | 0 | 0 | 0 | 0 | 0: CCW output | | |
| | | | | | | | | | | | | ON/OFF 1: Display off | | |
| | | | | | | | | | | | | 0: Display on | | |
| | | | | | | | | | | | | RESET 1: Being reset | | |
| | | | | | | | | | | | | 0: Normal | | |
| (G) Write diaplay data | 1 | 4 | | | | , | Nrita da | to | | | | Writes data from data bus into display | | |
| | | | | | | , | unite ua | ld | | | | RAM. | | |
| (7) Read display data | 1 | 0 | 1 | | | F | ch hea | ta | | | | Reads data from display RAM onto | | |
| | <u> </u> | | _ ' | | | | | | | | | data bus. | | |
| (8) Select ADC | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0/1 | 0: CW output, 1: CCW output | | |
| (9) Static drive | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0/1 | Selects static driving operation. | | |
| ON/OFF | | | | | | | | - | | | | 1: Static drive, 0: Normal driving | | |
| (10) Select duty | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0/1 | Selets LCD duty cycle | | |
| | | | | | | | | | | | | 1: 1/32, 0: 1/16 | | |
| (11) Read-Modify-Write | 0 | 1 | 0 | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Read-modify-write ON | | |
| (12) End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read-modify-write OFF | | |
| (13) Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Software reset | | |

Table 3

Command Description

Table 3 is the command table. The S1D15200 series identifies a data bus using a combination of A0 and R/W (\overline{RD} or \overline{WR}) signals. As the MPU translates a command in the internal timing only (independent from the external clock), its speed is very high. The busy check is usually not required.

(1) Display ON/OFF

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D | AEH, AFH |

This command turns the display on and off.

• D=1: Display ON

• D=0: Display OFF

(2) Display Start Line

This command specifies the line address shown in Figure 3 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command, the vertical smooth scrolling and paging can be used.

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|------------|
| 0 | 1 | 0 | 1 | 1 | 0 | A4 | Аз | A2 | A1 | Ao | C0H to DFH |

This command loads the display start line register.

| A4 | Аз | A2 | A1 | A0 | Line Address |
|----|----|----|----|----|--------------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| | | : | | | : |
| | | : | | | : |
| 1 | 1 | 1 | 1 | 1 | 31 |

See Figure 2.

(3) Set Page Address

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.

| A0 | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | A1 | Ao | B8H to BBH |

This command loads the page address register.

| A1 | A0 | Page |
|----|----|------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 |

See Figure 2.

(4) Set Column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80, and the page address is not changed continuously.

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|------------|
| 0 | 1 | 0 | 0 | A6 | A5 | A4 | Аз | A2 | A1 | Ao | 00H to 4FF |

This command loads the column address register.

| A6 | A5 | A4 | Аз | A2 | A1 | A0 | Column Address |
|----|----|----|--------|----|----|----|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | : | | | | : |
| 1 | 0 | 0 | : 1 | 1 | 1 | 1 | : 79 |

(5) Read Status

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|----|-----------|------|-----|--------|-------|----|----|----|----|
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

Reading the command I/O register (A0=0) yields system status information.

- The busy bit indicates whether the driver will accept a command or not. Busy=1: The driver is currently executing a command or is resetting. No new command will be accepted. Busy=0: The driver will accept a new command.
- The ADC bit indicates the way column addresses are assigned to segment drivers. ADC=1: Normal. Column address n → segment driver n. ADC=0: Inverted. Column address 79-u → segment driver u.
- The ON/OFF bit indicates the current status of the display. It is the inverse of the polarity of the display ON/OFF command. ON/OFF=1: Display OFF ON/OFF=0: Display ON
- The RESET bit indicates whether the driver is executing a hardware or software reset or if it is in normal operating mode. RESET=1: Currently executing reset command. RESET=0: Normal operation

(6) Write Display Data

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|----|-----------|----|----|----|-------|------|----|----|----|
| 1 | 1 | 0 | | | | Write | data | | | |

Writes 8-bits of data into the display data RAM, at a location specified by the contents of the column address and page address registers and then increments the column address register by one.

(7) Read Display Data

| Ao | RD | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do |
|----|----|---------------|----|----|----|------|------|----|----|----|
| 1 | 0 | 1 | | | | Read | data | | | |

Reads 8-bits of data from the data I/O latch, updates the contents of the I/O latch with display data from the display data RAM location specified by the contents of the column address and page address registers and then increments the column address register.

After loading a new address into the column address register one dummy read is required before valid data is obtained.

(8) Select ADC

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D | A0H, A1H |

This command selects the relationship between display data RAM column addresses and segment drivers.

D=1: SEG0 \leftarrow column address 4FH, ... (inverted)

D=0: SEG0 \leftarrow column address 00H, ... (normal)

This command is provided to reduce restrictions on the placement of driver ICs and routing of traces during printed circuit board design. See Figure 2 for a table of segments and column addresses for the two values of D.

(9) Static Drive ON/OFF

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D | A4H, A5H |

Forces display on and all common outputs to be selected.

D=1: Static drive on

D=0: Static drive off

(10) Select Duty

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | D | A8H, A9H |

This command sets the duty cycle of the LCD drive and is only valid for the S1D15200F and S1D15202F. It is invalid for the S1D15201F which performs passive operation. The duty cycle of the S1D15201F is determined by the externally generated FR signal.

S1D15200 S1D15202

D=1: 1/32 duty cycle 1/16 duty cycle

D=0: 1/16 duty cycle 1/8 duty cycle

When using the S1D15200F00A*, S1D15202F00A* (having a built-in oscillator) and the S1D15201F00A* continuously, set the duty as follows:

| | | S1D15201F00A* |
|---------------|------|---------------|
| S1D15200F00A* | 1/32 | 1/32 |
| | 1/16 | 1/16 |
| S1D15202F00A* | 1/16 | 1/32 |
| | 1/8 | 1/16 |

(11) Read-Modify-Write

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|-----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | E0H |

This command defeats column address register auto-increment after data reads. The current conetents of the column address register are saved. This mode remains active until an End command is received.

Operation sequence during cursor display

When the End command is entered, the column address is returned to the one used during input of Read-Modify-Write command. This function can reduce the load of MPU when data change is repeated at a specific display area (such as cursor blinking).

* Any command other than Data Read or Write can be used in the Read-Modify-Write mode. However, the Column Address Set command cannot be used.



(12) End

| Ao | RD | $\frac{R}{WR}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|----------------|----|----|----|----|----|----|----|----|-----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | EEH |

This command cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the Read-Modify-Write command.



(13) Reset

| Ao | RD | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do | |
|----|----|---------------|----|----|----|----|----|----|----|----|-----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | E2H |

This command clears

- the display start line register.
- and set page address register to 3 page.

It does not affect the contents of the display data RAM.

When the power supply is turned on, a Reset signal is entered in the RES pin. The Reset command cannot be used instead of this Reset signal.

(14) Power Save (Combination command)

The Power Save mode is selected if the static drive is turned ON when the display is OFF. The current consumption can be reduced to almost the static current level. In the Power Save mode:

(a) The LCD drive is stopped, and the segment and common driver outputs are set to the VDD level.

(b) The external oscillation clock input is inhibited, and the OSC2 is set to the floating mode.

(c) The display and operation modes are kept.

The Power Save mode is released when the display is turned ON or when the static drive is turned OFF. If the LCD drive voltage is supplied from an external resistance divider circuit, the current passing through this resistor must be cut by the Power Save signal.



If the LCD drive power is generated by resistance division, the resistance and capacitance are determined by the LCD panel size. After the panel size has been determined, reduce the resistance to the level where the display quality is not affected and reduce the power consumption using the divider resistor.

9. ABSOLUTE MAXIMUS RATINGS

| Parameter | Symbol | Rating | Unit |
|------------------------------------|----------------|-----------------|---------|
| Supply voltage (1) | Vss | -8.0 to +0.3 | V |
| Supply voltage (2) | V5 | -16.5 to +0.3 | V |
| Supply voltage (3) | V1, V4, V2, V3 | V5 to +0.3 | V |
| Input voltage | Vin | Vss-0.3 to +0.3 | V |
| Output voltage | Vo | Vss-0.3 to +0.3 | V |
| Power dissipation | PD | 250 | mW |
| Operating temperature | Topr | -40 to +85 | °C |
| Storage temperature | Tstg | -65 to +150 | °C |
| Soldering temperature time at lead | Tsol | 260, 10 | °C, sec |

Notes: 1. All voltages are specified relative to VDD = 0 V.

2. The following relation must be always hold $VDD \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$

3. Exceeding the absolute maximum ratings may cause permanent damage to the device. Functional operation under these conditions is not implied.

4. Moisture resistance of flat packages can be reduced by the soldering process, so care should be taken to avoid thermally stressing the package during board assembly.

10. ELECTRICAL CHARCTERISTICS

DC Characteristics

Ta = -20 to 75 °C, VDD = 0 V unless stated otherwise

| De | | Cumhal | Cand | tion | | Rating | | 11 | Applicable Din |
|---------------|---------------|--------|---------------|--------------|---------|--------|----------|------|-----------------|
| Pa | rameter | Symbol | Condi | tion | Min. | Тур. | Max. | Unit | Applicable Pin |
| Operating | Recommended | Vee | | | -5.5 | -5.0 | -4.5 | V | Vec |
| See note 1. | Allowable | V 33 | | | -7.0 | _ | -2.4 | v | V 35 |
| | Recommended | | | | -13.0 | — | -3.5 | V | V5 |
| Operating | Allowable | V 5 | | | -13.0 | — | — | V | See note 10. |
| voltage (2) | Allowable | V1, V2 | | | 0.6×V5 | — | Vdd | V | V1, V2 |
| | Allowable | V3, V4 | | | V5 | — | 0.4×V5 | V | V3, V4 |
| | | Viht | | | Vss+2.0 | — | Vdd | | Sag noto 2.8.2 |
| Lich lovel in | nput voltage | VIHC | | | 0.2×Vss | _ | Vdd | | |
| | | Viht | Vss = -3 V | | 0.2×Vss | _ | Vdd | | See note 2.8.2 |
| | | VIHC | VSS = -3 V | | 0.2×Vss | _ | Vdd | V | |
| | | VILT | | | Vss | | Vss+0.8 | V | Sac note 2.8.2 |
| | | VILC | | | Vss | | 0.8×Vss | | See note 2 & 3. |
| Low-level in | put voltage | VILT | VSS = -3 V | | Vss | | 0.85×Vss | | See note 2.8.2 |
| | | VILC | Vss = -3 V | | Vss | | 0.8×Vss | | |
| | | Vонт | IOH = -3.0 mA | | Vss+2.4 | _ | _ | | 0000 |
| | | VOHC1 | IOH = -2.0 mA | | Vss+2.4 | _ | — | V | USU2 |
| Likeb level e | | VOHC2 | Іон = –120 µА | _ | 0.2×Vss | _ | _ | | See note 4 & 5. |
| Hign-level o | utput voltage | Vонт | Vss = -3 V | Іон = –2 mA | 0.2×Vss | | | | Cas pote 4.9 E |
| Ī | | VOHC1 | VSS = -3 V | Іон = –2 mA | 0.2×Vss | | | V | |
| | | VOHC2 | Vss = -3 V | Іон = –50 µА | 0.2×Vss | | | | 0302 |

(continued)

| | | | | | Rating | | | |
|-----------------------------|---------|---------------------------------------|-------------------|-------------------|--------|---------|------|------------------------|
| Parameter | Symbol | Condi | tion | Min. | Тур. | Max. | Unit | Applicable Pin |
| | Volt | IOL = 3.0 mA | | _ | — | Vss+0.4 | | 0902 |
| | VOLC1 | IOL = 2.0 mA | | _ | | Vss+0.4 | V | 0302 See note / & 5 |
| | VOLC2 | Ιοι = 120 μΑ | | — | — | 0.8×Vss | | See note 4 & 5. |
| | Volt | VSS = -3 V | IoL = 2 mA | | | 0.8×Vss | | See note 4 & 5 |
| | VOLC1 | VSS = -3 V | IOL = 2 mA | | | 0.8×Vss | V | OSC2 |
| | VOLC2 | VSS = -3 V | IoL = 50 μA | | | 0.8×Vss | | 0002 |
| Input leakage current | LI | | | -1.0 | | 1.0 | μA | See note 6. |
| Output leakage current | Ilo | | | -3.0 | | 3.0 | μA | See note 7. |
| LCD driver ON registeres | Dou | To 05 %C | V5 = -5.0 V | — | 5.0 | 7.5 | kO | SEG0 to 79, |
| LCD driver ON resistance | KUN | Ta = 25 °C | V5 = -3.5 V | _ | 10.0 | 50.0 | K22 | See note 11 |
| Static current dissipation | IDDQ | $\overline{CS} = CL = VDD$ | | | 0.05 | 1.0 | μA | Vdd |
| | | | fcL = 2 kHz | | 2.0 | 5.0 | | Vdd |
| | | | $R_f = 1 M\Omega$ | | 9.5 | 15.0 | μA | See note 12, |
| | | V5 = -5.0 V | fcL = 18 kHz | CL = 18 kHz — 5.0 | 5.0 | 10.0 | | 13 & 14. |
| Dynamic current dissinction | IDD (1) | During display | fcL = 2 kHz | | 1.5 | 4.5 | | Vdd |
| | | $V_{SS} = -3 V$ $V_{SS} = -3 V$ | $Rf = 1 M\Omega$ | | 6.0 | 12.0 | μΑ | See note 12 & 13. |
| | | During access t | icyc = 200 kHz | | 300 | 500 | | |
| | IDD (2) | Vss = -3V, During access t | cyc = 200 kHz | | 150 | 300 | μA | See note 8. |
| Input pin capacitance | CIN | Ta = 25 °C, f = | 1 MHz | | 5.0 | 8.0 | рF | All input pins |
| Oppillation fraguency | f000 | Rf = 1.0 MΩ ±2 Vss = -5.0 V | 2%, | 15 | 18 | 21 | | Sac nota 0 |
| | TUSC | Rf = 1.0 MΩ \pm 2%, Vss = -3.0 V | | 11 | 16 | 21 | KΠZ | See note 9. |
| Reset time | tR | | | 1.0 | _ | | μS | RES See note 15 |

Notes: 1. Operation over the specified voltage range is guaranteed, except where the supply voltage changes suddenly during CPU access.

- 2. A0, D0 to D7, \vec{E} (or \overline{RD}), R/\overline{W} (or \overline{WR}) and \overline{CS}
- 3. CL, FR, M/\overline{S} and \overline{RES}
- 4. D0 to D7
- 5. FR
- 6. A0, E (or $\overline{\text{RD}}$), R/ $\overline{\text{W}}$ (or $\overline{\text{WR}}$), $\overline{\text{CS}}$, CL, M/ $\overline{\text{S}}$ and $\overline{\text{RES}}$
- 7. When D0 to D7 and FR are high impedance.
- 8. During continual write acess at a frequency of tcyc. Current consumption during access is effectively proportional to the access frequency.
- 9. See figure below for details
- 10. See figure below for details
- 11. For a voltage differential of 0.1 V between input (V1, ..., V4) and output (COM, SEG) pins. All voltages within specified operating voltage range.
- 12. S1D15200*10** and S1D15201*10** and S1D15202*10** only. Does not include transient currents due to stray and panel capacitances.
- 13. S1D15200*00** and S1D15202*00** only. Does not include transient currents due to stray and panel capacitances.
- 14. \$1D15201*00** only. Does not include transient currents due to stray and panel capacitances.
- 15. tR (Reset time) represents the time from the RES signal edge to the completion of reset of the internal circuit. Therefore, the S1D15200 series enters the normal operation status after this tR.

Relationship between fosc, fFR and Rf, and operating bounds on Vss and V5

9 • Relationship between oscillation frequency, frames and Rf (S1D15200F00A), (S1D15202F00A*)



• Relationship between external clocks (fCL) and frames (S1D15200F10A*), (S1D15202F10A*)





*10 • Operating voltage range of Vss and V5 systems



AC Characteristics

• MPU Bus Read/Write I (80-family MPU)



Ta = -20 to 75 °C, Vss = -5.0 V $\pm 10\%$ unless stated otherwise

| Paramotor | Symbol | Condition | Rat | ing | Unit | Signal |
|---------------------|--------|--------------|------|------|------|--------|
| Falameter | Symbol | Condition | Min. | Max. | Unit | Signal |
| Address hold time | tah8 | | 10 | — | ns | A0 CS |
| Address setup time | tAW8 | | 20 | _ | ns | A0, CS |
| System cycle time | tCYC8 | | 1000 | — | ns | |
| Control pulsewidth | tcc | | 200 | — | ns | |
| Data setup time | tDS8 | | 80 | — | ns | |
| Data hold time | tDH8 | | 10 | — | ns | |
| RD access time | tACC8 | CL = 100 pE | — | 90 | ns | |
| Output disable time | tCH8 | 0L = 100 pi | 10 | 60 | ns | |
| Rise and fall time | tr, tf | | _ | 15 | ns | |

 $(Vss = -2.7 \text{ to } -4.5 \text{ V}, Ta = -20 \text{ to } +75^{\circ}\text{C})$

| Doromotor | Symbol | Condition | Rat | Rating | | Signal | |
|---------------------|--------|--------------|------|--------|------|--------|--|
| Farameter | Symbol | Condition | Min. | Max. | Unit | Signal | |
| Address hold time | tah8 | | 20 | | ns | | |
| Address setup time | tAW8 | | 40 | | ns | A0, CS | |
| System cycle time | tCYC8 | | 2000 | — | ns | | |
| Control pulse width | tcc | | 400 | — | ns | | |
| Data setup time | tDS8 | | 160 | — | ns | | |
| Data hold time | tDH8 | | 20 | | ns | | |
| RD access time | tACC8 | CI = 100 pE | | 180 | ns | | |
| Output disable time | tCH8 | CL = 100 pr | 20 | 120 | ns | | |
| Rise and fall time | tr, tf | _ | _ | 15 | ns | | |

S1D15200 Series



• MPU Bus Read/Write II (68-family MPU)

Ta = -20 to 75 °C, Vss = -5 V ± 10 unless stated otherwise

| Boromo | tor | Symbol | Condition | Rat | ting | Linit | Signal |
|--------------------|--------|--------|--------------|--------|------|-------|---|
| Farame | ler | Symbol | Condition | Min. | Max. | Unit | Signal |
| System cycle | time | tCYC6 | | 1000 | — | ns | |
| Address setu | p time | tAW6 | | 20 | | ns | A0, \overline{CS} , R/ \overline{W} |
| Address hold | time | tAH6 | | 10 | | ns | |
| Data setup tir | ne | tDS6 | | 80 — r | | ns | |
| Data hold tim | е | tDH6 | | 10 | | ns | |
| Output disabl | e time | tOH6 | CL = 100 pE | 10 | 60 | ns | |
| Access time | | tACC6 | CE = 100 pr | — | 90 | ns | |
| Enable | Read | t=\Λ/ | | 100 | | ns | F |
| pulsewidth Write | | L VV | | 80 | | ns | L |
| Rise and fall time | | tr, tf | | | 15 | ns | |

 $(Vss = -2.7 \text{ to} - 4.5 \text{ V}, Ta = -20 \text{ to} +75^{\circ}\text{C})$

| Darama | Parameter | | Condition | Rat | ing | Unit | Signal | |
|--------------------|--------------------|------------------|--------------|------|------|------|---------------------|--|
| Falalletel | | Symbol Condition | | Min. | Max. | Unit | Signal | |
| System cycle | time ^{*1} | tCYC6 | — | 2000 | _ | ns | | |
| Address setu | p time | tAW6 | | 40 | — | ns | A0, <u>CS</u> , R/W | |
| Address hold | time | tAH6 | | 20 | — | ns | | |
| Data setup tin | ne | tDS6 | | 160 | — | ns | | |
| Data hold time | е | tDH6 | | 20 | — | ns | | |
| Output disable | e time | tOH6 | CL = 100 pE | 20 | 120 | ns | | |
| Access time | | tACC6 | CL = 100 pr | — | 180 | ns | | |
| Enable | Read | +r-\A/ | | 200 | _ | ns | | |
| pulse width | Write | ιΕνν | | 160 | — | ns | | |
| Rise and fall time | | tr, tr | | _ | 15 | ns | | |

Notes: 1. tCYC6 is the cycle time of \overline{CS} . E = H, not the cycle time of E.

• Display Control Signal Timing



Input

Ta = -20 to 75 °C, Vss = -5.0 V $\pm 10\%$ unless stated otherwise

| Parameter | Symbol | | | Rating | | Unit | Signal | |
|-----------------------|--------|-----------|------|--------|------|------|--------|--|
| Falameter | Symbol | Condition | Min. | Тур. | Max. | Unit | Signal | |
| Low-level pulsewidth | tWLCL | | 35 | — | — | μs | | |
| High-level pulsewidth | tWHCL | | 35 | — | — | μs | | |
| Rise time | tr | | | 30 | 150 | ns | | |
| Fall time | tf | | | 30 | 150 | ns | | |
| FR delay time | tDFR | | -2.0 | 0.2 | 2.0 | μs | FR | |

Vss = -2.7 to -4.5 V, Ta = -20 to $+75^{\circ}C$

| Paramotor | Symbol | Condition | Condition | | | Unit | Signal |
|------------------------|------------------|-----------|-----------|------|------|------|--------|
| Falameter | Symbol Condition | | Min. | Тур. | Max. | Unit | Signal |
| Low-level pulse width | tWLCL | — | 70 | — | — | μs | |
| High-level pulse width | tWHCL | — | 70 | — | — | μs | CL |
| Rise time | tr | — | — | 60 | 300 | ns | |
| Fall time | tf | | — | 60 | 300 | ns | |
| FR delay time | tDFR | — | -4.0 | 0.4 | 4.0 | μs | FR |

Note: The listed input tDFR applies to the S1D15200 and S1D15201 and S1D15202 in slave mode.

Output

Ta = -20 to 75 °C, Vss = -5.0 V $\pm 10\%$ unless stated otherwise

| Parameter | Symbol | Condition | | Rating | | Unit | Signal |
|---------------|--------|-------------|------|--------|------|------|--------|
| Farameter | Symbol | Condition | Min. | Тур. | Max. | | Signal |
| FR delay time | tDFR | CL = 100 pF | — | 0.2 | 0.4 | μs | FR |

 $Vss = -2.7 \text{ to } -4.5 \text{ V}, \text{ Ta} = -20 \text{ to } +75^{\circ}C$

| Parameter | Symbol | Condition | | Rating | | Unit | Signal | |
|---------------|--------|-------------|------|--------|------|------|--------|--|
| Farameter | Symbol | Condition | Min. | Тур. | Max. | | Signal | |
| FR delay time | tDFR | CL = 100 pF | | 0.4 | 0.8 | μs | FR | |

Notes: 1. The listed output tDFR applies to the S1D15200 and S1D15202 in master mode.

11. MPU INTERFACE CONFIGURATION

80 Family MPU



68 Family MPU (Reference)



- * Refer to the figure above as to S1D15201.
- * $\underline{S1D15200*00}$ *(internal osillating) does not have \overline{CS} terminal. Input OR output with \overline{CS} signal to AD. $\overline{RD}(E)$ $\overline{WR}(R/\overline{W})$ terminals as the figure below.



When in use of 80 Family MPU

12. LCD DRIVE INTERGFACE CONFIGURATION

S1D15200F00A*-S1D15200F00A* S1D15202F00A*-S1D15202F00A*



S1D15200F10A*-S1D15200F10A* S1D15202F10A*-S1D15202F10A*



S1D15200F00A*)-S1D15201F00A* (See note 1) S1D15202F00A*



S1D15200F10A*-S1D15201F10A*



- Notes: 1. The duty cycle of the slave must be the same as that for the master.
 2. If a system has two or more slave drivers a CMOS buffer will be required.

13. LCD PANEL WIRING EXAMPLE (THE FULL-DOT LCD PANEL DISPLAYS A CHARACTER IN 6×8 DOTS.) 1/16 duty:

• 10 characters \times 2 lines



1/16 duty:

• 23 characters \times 2 lines



1/32 duty:

• 33 characters × 4 lines



- * The S1D15201F can be omitted (the 32×122-dot display mode is selected).
- **Note:** A combination of 10B* or 10A* type chip (that uses internal clocks) and 00B* or 00A* type chip (that uses external clocks) is NOT allowed.

Package Dimensions

• Plastic QFP5–100 pin Dimensions: inches (mm)



• Plastic QFP15-100 pin



TCP Dimensions



3. S1D15210 Series

Contents

| 1. | DESCRIPTION | 3-1 |
|-----|---------------------------|-------|
| 2. | FEATURES | 3-1 |
| 3. | BLOCK DIAGRAM | 3-2 |
| 4. | PAD LAYOUT | 3-3 |
| 5. | PAD CENTER COORDINATES | 3-4 |
| 6. | PIN DISCRIPTION | 3-5 |
| 7. | FUNCTION DESCRIPTION | 3-7 |
| 8. | COMMANDS | .3-12 |
| 9. | ABSOLUTE MAXIMUM RATINGS | .3-18 |
| 10. | ELECTRICAL CHARCTERISTICS | .3-18 |
| 11. | EXAMPLE OF CONNECTION | .3-24 |

1. DESCRIPTION

The S1D15210 Series of dot matrix LCD drivers are designed for the display of characters and graphics. The drivers generate LCD drive signals derived from bit mapped data stored in an internal RAM.

The S1D15210 Series drivers incorporate innovative circuit design strategies to achieve very low power dissipation at a wide range of operating voltages.

2. FEATURES

- Fast 8-bit MPU interface compatible with 80- and 68family microcomputers
- 32×80 bit RAM
- Many command set
- Total 80 (segment + common) drive sets
- Low power $-30 \,\mu\text{W}$ at 2 kHz external clock
- Wide range of supply voltages VDD – VSS: 2.4V to 6.0 V VC5 – VSS: 3.5V to 6.0 V
- Low-power CMOS
- Al-pad chip:S1D15210D**A*
- Au-bump chip:S1D15210D**B*

3. BLOCK DIAGRAM



4. PAD LAYOUT

(1) Al-pad chip

Chip size : 4.80×7.04×0.400 mm Pad pitch (Typ.) : 100×100 μm

(2)Au-bump chip



5. PAD CENTER COORDINATES

| Pad No. | Pin Name | X | Y | Pad No. | Pin Name | X | Y | Pad No. | Pin Name | Х | Y |
|------------|-------------|------|------|------------|-------------|------|------|------------|----------------------|------|------|
| 1 | SEG71 | 159 | 6507 | 35 | SEG37 | 1302 | 159 | 69 | SEG3 | 4641 | 4148 |
| 2 | SEG70 | 159 | 6308 | 36 | SEG36 | 1502 | 159 | 70 | SEG2 | 4641 | 4347 |
| 3 | SEG69 | 159 | 6108 | 37 | SEG35 | 1701 | 159 | 71 | SEG1 | 4641 | 4547 |
| 4 | SEG68 | 159 | 5909 | 38 | SEG34 | 1901 | 159 | 72 | SEG0 | 4641 | 4789 |
| 5 | SEG67 | 159 | 5709 | 39 | SEG33 | 2100 | 159 | 73 | A0 | 4641 | 5048 |
| 6 | SEG66 | 159 | 5510 | 40 | SEG32 | 2300 | 159 | 74 | CS | 4641 | 5247 |
| 7 | SEG65 | 159 | 5310 | 41 | SEG31 | 2499 | 159 | 75 | CL | 4641 | 5447 |
| 8 | SEG64 | 159 | 5111 | 42 | SEG30 | 2699 | 159 | 76 | E (RD) | 4641 | 5646 |
| 9 | SEG63 | 159 | 4911 | 43 | SEG29 | 2898 | 159 | 77 | $R/W(\overline{WR})$ | 4641 | 5846 |
| 10 | SEG62 | 159 | 4712 | 44 | SEG28 | 3098 | 159 | 78 | Vdd | 4641 | 6107 |
| 11 | SEG61 | 159 | 4512 | 45 | SEG27 | 3297 | 159 | 79 | DB0 | 4641 | 6307 |
| 12 | SEG60 | 159 | 4169 | 46 | SEG26 | 3497 | 159 | 80 | DB1 | 4641 | 6506 |
| 13 | SEG59 | 159 | 3969 | 47 | SEG25 | 3696 | 159 | 81 | DB2 | 4295 | 6884 |
| 14 | SEG58 | 159 | 3770 | 48 | SEG24 | 3896 | 159 | 82 | DB3 | 4095 | 6884 |
| 15 | SEG57 | 159 | 3570 | 49 | SEG23 | 4095 | 159 | 83 | DB4 | 3896 | 6884 |
| 16 | SEG56 | 159 | 3371 | 50 | SEG22 | 4295 | 159 | 84 | DB5 | 3696 | 6884 |
| 17 | SEG55 | 159 | 3075 | 51 | SEG21 | 4641 | 482 | 85 | DB6 | 3497 | 6884 |
| 18 | SEG54 | 159 | 2876 | 52 | SEG20 | 4641 | 681 | 86 | DB7 | 3297 | 6884 |
| 19 | SEG53 | 159 | 2676 | 53 | SEG19 | 4641 | 881 | 87 | Vss | 3098 | 6884 |
| 20 | SEG52 | 159 | 2477 | 54 | SEG18 | 4641 | 1080 | 88 | RES | 2898 | 6884 |
| 21 | SEG51 | 159 | 2277 | 55 | SEG17 | 4641 | 1280 | 89 | FR | 2699 | 6884 |
| 22 | SEG50 | 159 | 2078 | 56 | SEG16 | 4641 | 1479 | 90 | VC2 | 2499 | 6884 |
| 23 | SEG49 | 159 | 1878 | 57 | SEG15 | 4641 | 1679 | 91 | VC3 | 2300 | 6884 |
| 24 | SEG48 | 159 | 1679 | 58 | SEG14 | 4641 | 1878 | 92 | VC5 | 2100 | 6884 |
| 25 | SEG47 | 159 | 1479 | 59 | SEG13 | 4641 | 2078 | 93 | SEG79 | 1901 | 6884 |
| 26 | SEG46 | 159 | 1280 | 60 | SEG12 | 4641 | 2277 | 94 | SEG78 | 1701 | 6884 |
| 27 | SEG45 | 159 | 1080 | 61 | SEG11 | 4641 | 2477 | 95 | SEG77 | 1502 | 6884 |
| 28 | SEG44 | 159 | 881 | 62 | SEG10 | 4641 | 2676 | 96 | SEG76 | 1302 | 6884 |
| 29 | SEG43 | 159 | 681 | 63 | SEG9 | 4641 | 2876 | 97 | SEG75 | 1103 | 6884 |
| 30 | SEG42 | 159 | 482 | 64 | SEG8 | 4641 | 3075 | 98 | SEG74 | 903 | 6884 |
| 31 | SEG41 | 504 | 159 | 65 | SEG7 | 4641 | 3275 | 99 | SEG73 | 704 | 6884 |
| 32 | SEG40 | 704 | 159 | 66 | SEG6 | 4641 | 3474 | 100 | SEG72 | 504 | 6884 |
| 33 | SEG39 | 903 | 159 | 67 | SEG5 | 4641 | 3674 | | | | |
| 34 | SEG38 | 1103 | 159 | 68 | SEG4 | 4641 | 3948 | | | | |

6. PIN DESCRIPTION

(1) Power Supply Pins

| Name | Description |
|---------------|--|
| Vdd | Connected to the +5Vdc power. Common to the Vcc MPU power pin. |
| Vss | 0 Vdc pin connected to the system ground. |
| VC5, VC3, VC2 | Multi-level power supplies for LCD driving. The voltage determined for each liquid crystal cell is divided by resistance or it is converted in impedance by the op amp, and supplied. These voltages must satisfy the following: $V_{C5} \ge V_{C3} \ge V_{C2} \ge V_{SS}$ |

(2) System Bus Connection Pins

| D7 to D0 *1 | Three-state I/O. The 8-bit bidirectional data buses to be connected to the 8- or 16-bit standard MPU data buses. |
|-----------------------------|---|
| A0 | Input. Usually connected to the low-order bit of the MPU address bus and used to identify the data or a command. Low level (0): D0 to D7 are display control data. High level (1): D0 to D7 are display data. |
| RES | Input. When the RES signal goes the 68-series MPU is initialized, and when it goes , the 80-series MPU is initialized. The system is reset during edge sense of the RES signal. The interface type to the 68-series or 80-series MPU is selected by the level input as follows: High level: 68-series MPU interface Low level: 80-series MPU interface |
| CS | Input. Active low. An address bus signal is usually decoded by use of chip select signal. |
| E (RD) | If the 68-series MPU is connected: Input. Active high. Used as an enable clock input of the 68-series MPU. If the 80-series MPU is connected: Input. Active low. The RD signal of the 80-series MPU is entered in this pin. When this signal is kept low, the S1D15210 data bus is in the output status. |
| <u>R/W</u> (WR) WR (R/W) | If the 68-series MPU is connected: Input. Used as an input pin of read control signals (if R/W is high) or write control signals (if low). If the 80-series MPU is connected: Input. Active low. The WR signal of the 80-series MPU is entered in this pin. A signal on the data bus is fetched at the rising edge of WR signal. |

(3) LCD Drive Circuit Signals

| Name | Description | | | | | |
|------|---|--|--|--|--|--|
| CL | Input. Effective for an external clock operation model only. This is a display data latch signal to count up the line counter and common counter at each signal falling and rising edges. | | | | | |
| FR | Input. This is an input pin of LCD AC signals, and connected to the FR pin of common driver. | | | | | |
| SEGn | Output. The output pin for LCD column (segment) driving. A single level of Vc5, Vc3, Vc2, Vss is selected by the combination of display RAM contents and FR signal. | | | | | |
| | FR signal | | | | | |
| | Data 1 0 1 0 | | | | | |
| | Output level Vc5 Vc3 Vss Vc2 | | | | | |

7. FUNCTION DESCRIPTION

System Bus

(1) MPU interface

Selecting an interface type

The S1D15210 series transfers data via 8-bit bidirectional data buses (D0 to D7). As its Reset pin has the MPU interface select function, the 80-series MPU or the 68-series MPU can directly be connected to the MPU bus by the selection of high or low RES signal level after reset (see Table 1).

When the \overline{CS} signal is high, the S1D15210 series is disconnected from the MPU bus and set to stand by. (However, the reset signal is entered regardless of the internal setup status.)

Table 1

| RES signal input level | MPU type | A0 | RD | WR | CS | D0 to D7 |
|-------------------------------|-----------|----|----|-----|----|----------|
| Active | 80-series | A0 | RD | WR | CS | D0 to D7 |
| Active | 68-series | AO | E | R/W | CS | D0 to D7 |

Data transfer

The S1D15210 drivers use the A0, E (or $\overline{\text{RD}}$) and $\overline{\text{R/W}}$ (or $\overline{\text{WR}}$) signals to transfer data between the system MPU and internal registers. The combinations used are given in the table blow.

Table 2

| Common | 80 1 | MPU | 68 MPU | Function |
|--------|------|-----|--------|--------------------------------------|
| A0 | RD | WR | R/W | Function |
| 1 | 0 | 1 | 1 | Read display data |
| 1 | 1 | 0 | 0 | Write display data |
| 0 | 0 | 1 | 1 | Read status |
| 0 | 1 | 0 | 0 | Write to internal register (command) |

Access to Display Date Ram and Internal Registers

In order to match the timing requirements of the MPU with those of the display data RAM and control registers all data is latched into and out of the driver.

This introduces a one cycle delay between a read request for data and the data arriving. For example when the MPU executes a read cycle to access display RAM the current contents of the latch are placed on the system data bus while the desired contents of the display RAM are moved into the latch.

This means that a dummy read cycle has to be executed at the start of every series of reads. See Figure 1.

No dummy cycle is required at the start of a series of writes as data is transferred automatically from the input latch to its destination.



Figure 1 Bus Buffer Delay

(2) Busy flag

When the Busy flag is logical 1, the S1D15200 series is executing its internal operations. Any command other than Status Read is rejected during this time. The Busy flag is output at pin D7 by the Status Read command. If an appropriate cycle time (tcyc) is given, this flag needs not be checked at the beginning of each command and, therefore, the MPU processing capacity can greatly be enhanced.

(3) Display Start Line and Line Count Registers

The contents of this register form a pointer to a line of data in display data RAM corresponding to the first line of the display (COM0), and are set by the Display Start Line command. See section 3.

The contents of the display start line register are copied into the line count register at the start of every frame, that is on each edge of FR. The line count register is incremented by the CL clock once for every display line, thus generating a pointer to the current line of data, in display data RAM, being transferred to the segment driver circuits.

(4) Column Address Counter

The column address counter is a 7-bit presettable counter that supplies the column address for MPU access to the display data RAM. See Figure 2. The counter is incremented by one every time the driver receives a Read or Write Display Data command. Addresses above 50H are invalid, and the counter will not increment past this value. The contents of the column address counter are set with the Set Column Address command.

(5) Page Register

The page resiter is a 2-bit register that supplies the page address for MPU access to the display data RAM. See Figure 3. The contents of the page register are set by the Set Page Register command.

(6) Display Data RAM

The display data RAM stores the LCD display data, on a 1-bit per pixel basis. The relation-ship between display data, display address and the display is shown in Figure 3.



Figure 2 Display Data RAM Addressing

(7) Display Timing Generation Circuit

The master clock CL and the frame signal FR generate internal timing. The master clock CL causes the line counter to operate, which synchronizes with the line counter. Therefore, the master clock CL and the frame signal FR input signals of the same phases as those of the CR and FR signals of the common driver, respectively.



(8) Display Data Latch Circuit

The display data latch circuit is a latch that temporarily memorizes the display data to be output to the liquid crystal drive circuit from the display data RAM for each common period. Display ON/OFF and Display All Lamps ON/OFF commands control the data in this latch. Therefore, data in the display data RAM are never to be modified.

(9) Liquid Crystal Drive Circuit

This circuit comprises 80 sets of multiplexers to generate four-value level for the liquid crystal drive. Various combinations of display data in the display data latch and the FR signals output the liquid crystal waveforms as shown in Fig. 3.

(10) Reset Circuit

This circuit detects the $\overline{\text{RES}}$ input rise or fall edge and performs initialization.

RES input is level-sensed, then, as shown in Table 1, the MPU interface mode is selected.

When connecting to MPU, the output port of MPU is used and the reset signal is input through software. Otherwise, the circuit is connected to the reset terminal of MPU and the $____$ reset signal via the inverter is input for 80-system MPU, and the $____$ reset signal for the 68-system MPU.

RES input causes initialization of S1D15210, and initialization of the MPU is performed at the same time. Failure of initialization by the RES terminal upon applying power may lead to a status that cannot be released.

If the reset command is used, items 2 and 5 of the following initial settings are to be executed:

(11) Status in Initial Setting

- 1. Display OFF
- 2. To set the display start line register on the first line.
- 3. Display All Lamps OFF
- 4. To set the column address counter to address 0.
- 5. To set the page address counter to the third page.
- 6. ADC select: normal rotation (ADC command = "0", ADC status flag "1")
- 7. Read/Modify/Write OFF



Figure 4 LCD drive waveforms example

8. COMMANDS

| Command | | | | | | Code | | | | | | Function | | |
|-------------------------------------|----|----|----|------|-----|--------|----------|--------|---------|------------|----------|---|--|--|
| Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D 1 | D0 | Function | | |
| (1)Display On/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0/1 | Turns display on or off. | | |
| () -1 - 2 | | | | | | | | | | | | 1: ON, 0: OFF | | |
| (2)Display start line | 0 | 1 | 0 | 1 | 1 | 0 | Displ | ay sta | irt add | lress (0 | to 31) | Specifies RAM line corresponding to top line of display. | | |
| (3)Set page address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Page | (0 to 3) | Sets display RAM page in page address register. | | |
| (4) Set column (segment) address | 0 | 1 | 0 | 0 | | Colu | mn add | ress (| 0 to 79 | 9) | | Sets display RAM column address in column address register. | | |
| (5) Read status | 0 | 0 | 1 | Busy | ADC | ON/OFF | Reset | 0 | 0 | 0 | 0 | Reads the following status: BUSY 1: Busy 0: Ready ADC 1: CW output 0: CCW output ON/OFF 1: Display off 0: Display on RESET 1: Being reset 0: Normal | | |
| (6) Write display data | 1 | 1 | 0 | | | V | Vrite da | ta | | | I | Writes data from data bus into display RAM. | | |
| (7) Read display data | 1 | 0 | 1 | | | F | Read da | ta | | | | Reads data from display RAM onto data bus. | | |
| (8) Select ADC | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0/1 | 0: CW output, 1: CCW output | | |
| (9) All-display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0/1 | Selects static driving operation. 1: Static drive. 0: Normal driving | | |
| (10) Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Read-modify-write ON | | |
| (11) End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read-modify-write OFF | | |
| (12) Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Software reset | | |

Table 3

Table 3 is the command table. The S1D15210 identifies a data bus using a combination of A0 and R/W (RD or WR) signals. As the MPU translates a command in the internal timing only (independent from the external clock), its speed is very high. The busy check is usually not required.

(1) Display ON/OFF

| Ao | <u>(E)</u> RD | $(\frac{R}{W})$ WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|------------------|-----------------------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D | AEH, AFH |

This command turns the display on and off.

- D=1: Display ON
- D=0: Display OFF

(2) Display Start Line

This command specifies the line address shown in Figure 2 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command, the vertical smooth scrolling and paging can be used.

| Ao | <u>(E)</u> RD | (R/\overline{W}) WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do | |
|----|------------------|--------------------------|----|----|----|----|----|----|----|----|------------|
| 0 | 1 | 0 | 1 | 1 | 0 | A4 | Аз | A2 | A1 | Ao | C0H to DFH |

This command loads the display start line register.

| Аз | A2 | A1 | A0 | Line Address |
|----|--------------|--------------------------------------|--|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| | : | | | : |
| | : | | | : |
| 1 | 1 | 1 | 1 | 31 |
| | A3 0 0 | A3 A2 0 0 0 0 : : 1 1 | A3 A2 A1 0 0 0 0 0 0 1 1 1 | A3 A2 A1 A0 0 0 0 0 0 0 0 0 1 1 : : : : 1 1 1 1 1 1 |

See Figure 2.

(3) Set Page Address

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.

| Ao | <u>(E)</u> RD | (R/\overline{W}) WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do | |
|----|------------------|--------------------------|----|----|----|----|----|----|----|----|------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | A1 | Ao | B8H to BBH |

This command loads the page address register.

| A1 | A0 | Page Address |
|----|----|--------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 |

See Figure 2.

(4) Set Column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80, and the page address is not changed continuously.

| A0 | <u>(E)</u> RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|------------------|-----------|----|----|----|----|----|----|----|----|------------|
| 0 | 1 | 0 | 0 | A6 | A5 | A4 | Аз | A2 | A1 | Ao | 00H to 4FF |

This command loads the column address register.

| A6 | A5 | A4 | Аз | A2 | A1 | A0 | Column Address |
|----|----|----|--------|----|----|----|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | : | | | | : |
| 1 | 0 | 0 | : 1 | 1 | 1 | 1 | : 79 |

(5) Read Status

| Ao | <u>(E)</u> RD | (R/\overline{W}) WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|------------------|--------------------------|------|-----|--------|-------|----|----|----|----|
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

Reading the command I/O register (A0=0) yields system status information.

- The busy bit indicates whether the driver will accept a command or not. Busy=1: The driver is currently executing a command or is resetting. No new command will be accepted. Busy=0: The driver will accept a new command.
- The ADC bit indicates the way column addresses are assigned to segment drivers. ADC=1: Normal. Column address n → segment driver n. ADC=0: Inverted. Column address 79-n → segment driver u.
- The ON/OFF bit indicates the current status of the display. It is the inverse of the polarity of the display ON/OFF command. ON/OFF=1: Display OFF ON/OFF=0: Display ON
- The RESET bit indicates whether the driver is executing a hardware or software reset or if it is in normal operating mode. RESET=1: Currently executing reset command. RESET=0: Normal operation

(6) Write Display Data

| Ao | <u>(E)</u> RD | (R/\overline{W}) WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|------------------|--------------------------|----|----|----|-------|------|----|----|----|
| 1 | 1 | 0 | | | | Write | data | | | |

Writes 8-bits of data into the display data RAM, at a location specified by the contents of the column address and page address registers and then increments the column address register by one.
(7) Read Display Data

| Ao | <u>(E)</u> RD | (R/\overline{W}) WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do |
|----|------------------|--------------------------|-----------|----|----|----|----|----|----|----|
| 1 | 0 | 1 | Read data | | | | | | | |

Reads 8-bits of data from the data I/O latch, updates the contents of the I/O latch with display data from the display data RAM location specified by the contents of the column address and page address registers and then increments the column address register.

After loading a new address into the column address register one dummy read is required before valid data is obtained.

(8) Select ADC

| Ao | <u>(E)</u> RD | (R/\overline{W}) WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do | |
|----|------------------|--------------------------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D | A0H, A1H |

This command selects the relationship between display data RAM column addresses and segment drivers.

D=1: SEG0 \leftarrow column address 4FH, ... (inverted)

D=0: SEG0 \leftarrow column address 00H, ... (normal)

This command is provided to reduce restrictions on the placement of driver ICs and routing of traces during printed circuit board design. See Figure 2 for a table of segments and column addresses for the two values of D.

(9) All Display ON/OFF

| Ao | <u>(E)</u> RD | (R/\overline{W}) WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|------------------|--------------------------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D | A4H, A5H |

Forces display on and all common outputs to be selected.

D=1: All display on

D=0: All display off

(10) Read-Modify-Write

| Ao | (E) RD | (R/W) WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|-----------|-------------|----|----|----|----|----|----|----|----|-----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | E0H |

This command defeats column address register auto-increment after data reads. The current conetents of the column address register are saved. This mode remains active until an End command is received.

Operation sequence during cursor display

When the End command is entered, the column address is returned to the one used during input of Read-Modify-Write command. This function can reduce the load of MPU when data change is repeated at a specific display area (such as cursor blinking).

* Any command other than Data Read or Write can be used in the Read-Modify-Write mode. However, the Column Address Set command cannot be used.



(11) End

| Ao | <u>(E)</u> RD | (R/\overline{W}) WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|------------------|--------------------------|----|----|----|----|----|----|----|----|-----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | EEH |

This command cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the Read-Modify-Write command.



(12) Reset

| Ao | (E) RD | $(\frac{R}{W})$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|-----------|-----------------|----|----|----|----|----|----|----|----|-----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | E2H |

This command clears

- the display start line register.
- and set page address register to 3 page.

It does not affect the contents of the display data RAM.

When the power supply is turned on, a Reset signal is entered in the $\overline{\text{RES}}$ pin. The Reset command cannot be used instead of this Reset signal.

(13) Power Save (Combination command)

The Power Save mode is selected if the static drive is turned ON when the display is OFF. The current consumption can be reduced to almost the static current level. In the Power Save mode:

(a) The LCD drive is stopped, and the segment and common driver outputs are set to the VDD level.

(b) The external oscillation clock input is inhibited, and the OSC2 is set to the floating mode.

(c) The display and operation modes are kept.

The Power Save mode is released when the display is turned ON or when the static drive is turned OFF. If the LCD drive voltage is supplied from an external resistance divider circuit, the current passing through this resistor must be cut by the Power Save signal.



9. ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
|-----------------------|------------------|------------------|------|
| Supply voltage (1) | Vdd | -0.3 to +7.0 | V |
| Supply voltage (2) | Vc5 -0.3 to +7.0 | | V |
| Supply voltage (3) | VC3, VC2 | -0.3 to Vc5+3 | V |
| Input voltage | Vin | -0.3 to VDD +0.3 | V |
| Output voltage | Vo | -0.3 to VDD +0.3 | V |
| Operating temperature | Topr | -40 to +85 | °C |
| Storage temperature | Tstg | -55 to +125 | °C |

Notes: 1. All voltages are specified relative to Vss = 0 V.

- 2. The following relation must be always hold $VC5 \ge VC3 \ge VC2 \ge VSS$
- 3. Exceeding the absolute maximum ratings may cause permanent damage to the device. Functional operation under these conditions is not implied.

Moisture resistance of flat packages can be reduced by the soldering process, so care should be taken to avoid thermally stressing the package during board assembly.

10. ELECTRICAL CHARCTERISTICS

DC Characteristics

Ta = -20 to 75 °C, VDD = 0 V unless stated otherwise

| Day | Parameter | | Cond | lition | | Rating | | Unit | Applicable Din |
|----------------|---------------|--------|--------------|--------------|---------|--------|---------|------|----------------|
| Fai | ameter | Symbol | Cond | | Min. | Тур. | Max. | Unit | |
| Operating | Recommended | . Voo | | | 4.5 | 5.0 | 5.5 | V | Vdd |
| See note 1. | Allowable | VDD | | | 2.4 | _ | 6.0 | v | *1 |
| Operating | Allowable | VC5 | | | 3.5 | — | 6.0 | V | Vc5 *2 |
| voltogo (2) | Allowable | VC3 | | | 0.5×Vc5 | _ | VC5 | V | VC3 |
| voltage (z) | Allowable | VC2 | | | Vss | _ | 0.5×Vc5 | V | VC2 |
| | • | Vih | | | 0.8×Vdd | _ | Vdd | V | *3 |
| Lich lovel in | | VIL | | | Vss | _ | 0.2×Vdd | V | *3 |
| nigri-ievei ir | iput voltage | VOH1 | Юн = –1 mA | | 0.8×Vdd | _ | Vdd | V | *4 |
| | | VOH2 | Vdd = -2.7 V | Iон = –0.5mA | 0.8×Vdd | _ | Vdd | V | *4 |
| | | VOL1 | IOL = 1 mA | | Vss | | 0.2×Vdd | V | *4 |
| Low-level in | put voltage | VOL2 | Vdd = 2.7 V | IoL = 0.5 mA | Vss | | 0.2×Vdd | V | *4 |
| Input leakag | je current | IL1 | | | -1.0 | _ | 1.0 | μA | *5 |
| Output leaka | age current | IL2 | | | -3.0 | _ | 3.0 | μA | *6 |
| | ON registeres | Pou | To 25 °C | V5 = 6.0 V | _ | 1.3 | 3.0 | kO | SEG0 to 79, |
| | | RUN | 1a = 25 C | V5 = 3.5 V | _ | 2.5 | 6.0 | K52 | *7 |

(continued)

| Doromot | hor | Symbol | Condition | | Rating | | Unit | Applicable Pin | |
|-----------------------------|-------------------|---------|---|------|------------|------------|----------|------------------------|--|
| Faialle | lei | Symbol | Condition | Min. | Тур. | Max. | Unit | Applicable Fill | |
| Static current dissipation | | Issq | $\overline{CS} = CL = FR = VDD$ | — | 0.01 | 1.0 | μA | Vss | |
| Dynamic current dissipation | During display | lss (1) | $VDD = 5 V$ $Vc5 = 5 V 	 Ta = 25^{\circ}C$ $fcL = 2 	 KHz$ $VDD = 3.0 V$ $Vc5 = 5 V 	 Ta = 25^{\circ}C$ $fol = 2 	 KHz$ | _ | 2.0 1.5 | 5.0 4.5 | µА µА | Vss *8 Vss *8 | |
| | During | | VDD = 5 V tcyc = 200 KHz | _ | 300 | 500 | | Vss | |
| | access | iss (2) | VDD = 3.0 V tcyc = 200 KHz | — | 150 | 300 | μΑ | *9 | |
| Input pin capacitance | | CIN | Ta = 25 °C, f = 1 MHz | _ | 5.0 | 8.0 | pF | All input pins | |

Notes: 1. Although this equipment is capable of withstanding a wide range of operating voltage, it is not designed for withstanding a sudden voltage change while accessing the MPU.

2. Ranges of Operating Voltage for VDD and VC5 Systems



- 3. D0 to D7, A0, $\overline{\text{RES}}$, $\overline{\text{CS}}$, $\overline{\text{RD}}$, (E), $\overline{\text{WR}}$, (R/ $\overline{\text{W}}$), CL, and FR terminals.
- 4. D0 to D7 terminals.
- 5. A0, $\overline{\text{RES}}$, $\overline{\text{CS}}$, $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/ $\overline{\text{W}}$), and CL terminals.
- 6. FR, D0 to D7 (in high impedance status) terminals.
- 7. These are resistance values obtained when voltage of 0.1 V is applied between the output terminals (SEG) and the respective power terminals (VC3, VC2). These are defined within the range of the operating voltage.
- 8. This is current consumed by a single IC, not including current required by the LCD panel capacity or by the wiring capacity.
- 9. This indicates current consumption at the time the pattern of vertical stripes is always wrapped in by the tcyc. Current consumption while accessing roughly proportionate to the tcyc for access. If not accessed, only Iss1 is relevant.

Timing Characteristics

• System Bus Read/Write Characteristic 1 (80-system MPU)



 $(VDD = 5.0 V \pm 10\%, Ta = -40 \text{ to } 85^{\circ}C)$

| Paramete | r | Signal | Symbol | Condition | Min. | Max. | Unit |
|---|---------|-----------------|---------------|-------------|----------|-----------|----------|
| Address hold time Address set-up tir | e ne | $\frac{A0}{CS}$ | tah8 taw8 | — | 10 20 | — | ns ns |
| System cycle time | e | | tCYC8 | — | 1000 | | ns |
| Control pulse | Write | | too | | 100 | — | ns |
| width | Read | κυ | | — | 200 | — | ns |
| Data set-up time Data hold time | | | tDS8 tDH8 | | 80 10 | | ns ns |
| RD access time Output disable time | | DU 10 D7 | tACC8 tOH8 | CL = 100 pF | 10 | 180 90 | ns ns |

| | | | | (| (| | | | |
|---|---------|----------|---------------|-------------|-----------|------------|----------|--|--|
| Paramete | r | Signal | Symbol | Condition | Min. | Max. | Unit | | |
| Address hold time Address set-up til | e me | A0 CS | tah8 taw8 | _ | 20 40 | | ns ns | | |
| System cycle time | | | tCYC8 | — | 2000 | _ | ns | | |
| Control pulse | Write | | too | | 200 | — | ns | | |
| width | Read | KD | | — | 400 | _ | ns | | |
| Data set-up time Data hold time | | | tDS8 tDH8 | | 160 20 | | ns ns | | |
| RD access time Output disable time | | | tACC8 tOH8 | CL = 100 pF | 20 | 360 180 | ns ns | | |

Note: * The rise time (tr) and fall time (tf) of the input signal are defined within 15 ns. Tr and tf are to define the AC timing of the input waveform, and operates without any problem even when a signal beyond the specification (15 ns) is input. However, it should be noted that the bigger tr and and tf are, the lower the margin for noise becomes.

* All timings are defined based on the standards of 20% and 80% of VDD.

• System Bus Read/Write Characteristic 2 (68-system MPU)



 $(VDD = 5.0 V \pm 10\%, Ta = -40 \text{ to } 85^{\circ}C)$

| Parameter | | Signal | Symbol | Condition | Min. | Max. | Unit |
|--|-------|-----------|---------------|-------------|----------|-----------|----------|
| System cycle time *1 | | A0 | tCYC6 | — | 1000 | | ns |
| Address set-up time Address hold time | | CS R/W | taw6 tah6 | _ | 20 10 | — | ns ns |
| Data set-up time Data hold time | | D0 to D7 | tDS6 tDH6 | _ | 80 10 | | ns ns |
| Output disable time Access time | | | tOH6 tACC6 | CL = 100 pF | 10 | 90 180 | ns ns |
| Enable pulse | Write | E | f=\^/ | 1-1-1 | | | ns |
| width | Read | | TEW — | | 200 | | ns |

| (VDD = 2.7) | V to 4.5 V, | Ta = -40 to | 85°C) |
|-------------|-------------|-------------|-------|
|-------------|-------------|-------------|-------|

| | | | | · | | | , |
|--|-------|-----------|---------------|-------------|-----------|------------|----------|
| Paramete | r | Signal | Symbol | Condition | Min. | Max. | Unit |
| System cycle time *1 | | A0 | tCYC6 | | 2000 | | ns |
| Address set-up time Address hold time | | CS R/W | taw6 tah6 | _ | 40 20 | | ns ns |
| Data set-up time Data hold time | | | tDS6 tDH6 | | 160 20 | | ns ns |
| Output disable time Access time | | | tOH6 tACC6 | CL = 100 pF | 20 | 180 360 | ns ns |
| Enable pulse | Write | F | 1-14 | | 200 | | ns |
| width | Read | | | _ | 400 | | ns |

Notes: 1 "tCYC6" represents the cycle of signal E when $\overline{CS} = LOW$. If $\overline{CS} = HIGH \rightarrow LOW$, it is necessary to secure tCYC6 after $\overline{CS} = LOW$ is attained.

Note: * The rise time (tr) and fall time (tf) of the input signal are defined within 15 ns. Tr and tf are to define the AC timing of the input waveform, and operates without any problem even when a signal beyond the specification (15 ns) is input. However, it should be noted that the bigger tr and and tf are, the lower the margin for noise becomes.

* All timings are defined based on the standards of 20% and 80% of VDD.

S1D15210 Series

• Display Control Input Timing



(VDD = 5.0 V \pm 10%, Ta = –40 to 85°C)

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|------------------------|--------|--------|-----------|------|------|------|------|
| Low-level pulse width | CL | tWLCL | — | 35 | | _ | μs |
| High-level pulse width | | tWHCL | — | 35 | | _ | μs |
| Rise time | | tr | — | _ | 30 | 150 | ns |
| Fall time | | tf | — | — | 30 | 150 | ns |
| FR delay time | FR | tDFR | — | -2.0 | 0.2 | 2.0 | μs |

 $(V_{DD} = 2.7 \text{ V to } 4.5 \text{ V}, \text{ Ta} = -40 \text{ to } 85^{\circ}\text{C})$

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-----------------------|--------|--------|-----------|------|------|------|------|
| Low-level pulse width | | twlcl | | 70 | | | μs |
| Highlevel pulse width | | tWHCL | — | 70 | | | μs |
| Rise time | | tr | — | | 60 | 300 | ns |
| Fall time | - | tf | — | | 60 | 300 | ns |
| FR delay time | FR | tDFR | | -4.0 | 0.4 | 4.0 | μs |

Note: All timings are defined based on the standards of 20% and 80% of VDD.

• Reset Input Timing (80-system MPU)



| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|------------------------|--------|--------|-----------|------|------|------|------|
| Reset time | | tR8 | | 2.0 | | | μs |
| Reset HIGH pulse width | RES | trw8 | | 1.0 | | | μs |

$(VDD = 2.7 V \text{ to } 4.5 V, Ta = -40 \text{ to } 85^{\circ}C)$

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|------------------------|--------|--------|-----------|------|------|------|------|
| Reset time | | tR8 | | 4.0 | _ | | μs |
| Reset HIGH pulse width | RES | tRW8 | | 2.0 | | | μs |

Note: * The rise time (tr) and fall time (tf) of the input signal are defined within 15 ns. Tr and tf are to define the AC timing of the input waveform, and operates without any problem even when a signal beyond the specification (15 ns) is input. However, it should be noted that the bigger tr and and tf are, the lower the margin for noise becomes.

* All timings are defined based on the standards of 10% and 90% of VDD.

• Reset Input Timing (68-system MPU)



 $(VDD = 5.0 V \pm 10\%, Ta = -40 \text{ to } 85^{\circ}C)$

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-----------------------|--------|--------|-----------|------|------|------|------|
| Reset time | | tR6 | | 2.0 | | | μs |
| Reset LOW pulse width | RES | tRW6 | | 1.0 | | | μs |

$(VDD = 2.7 V \text{ to } 4.5 V, Ta = -40 \text{ to } 85^{\circ}C)$

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-----------------------|--------|--------|-----------|------|------|------|------|
| Reset time | | tR6 | | 4.0 | | | μs |
| Reset LOW pulse width | RES | tRW6 | | 2.0 | | | μs |

Note: * The rise time (tr) and fall time (tf) of the input signal are defined within 15 ns. Tr and tf are to define the AC timing of the input waveform, and operates without any problem even when a signal beyond the specification (15 ns) is input. However, it should be noted that the bigger tr and and tf are, the lower the margin for noise becomes.

* All timings are defined based on the standards of 10% and 90% of VDD.

11. EXAMPLE OF CONNECTION MPU Interface (MPU example: S1C88316)



- Notes: 1 See S1C88316 technical Manual for the signals of S1C88316.
 - 2 The reset input for 80-system MPU interface of S1D15210 is the opposite phase of that for the reset input of S1C88316.
 - 3 For the reset input of S1D15210, we recommend that you use the output port of S1C88316 and send the reset signals through software.

EXAMPLE OF CONNECTIONS TO LIQUID CRYSTAL PANEL



4. S1D15206 Series

Contents

| 1. | DESCRIPTION | 4-1 |
|-----|-------------------------------|------|
| 2. | FEATURES | 4-1 |
| 3. | BLOCK DIAGRAM (S1D15206*00**) | 4-2 |
| 4. | PIN LAYOUT | 4-3 |
| 5. | PIN DESCRIPTION | 4-6 |
| 6. | FUNCTION DESCRIPTION | 4-8 |
| 7. | COMMANDS | 4-18 |
| 8. | ABSOLUTE MAXIMUM RATINGS | 4-22 |
| 9. | ELECTRICAL CHARACTERISTICS | 4-23 |
| 10. | EXTERNAL WIRINGS | 4-32 |
| 11. | DIMENSIONS | 4-37 |
| | | |

1. DESCRIPTION

The S1D15206 series is a single-chip LCD driver for dot-matrix liquid crystal displays (LCD's). It accepts serial or 8-bit parallel display data directly from a microprocessor and stores data in an on-chip display RAM. It can generate an LCD drive signal independent from microprocessor clock.

As the S1D15206 series features the very low power dissipation and wide operating voltage range, it can easily realize a powerful but compact display unit having a small battery.

A single chip of S1D15206 series can drive a 17×80-pixel or 33×64pixel LCD panel.

(Note: The S1D15206 series are not designed to have EMI resistance.)

2. FEATURES

- Direct data display using the display RAM. When RAM data bit is 0, it is not displayed; when 1, it is displayed.
- Large 80×33-bit RAM capacity
- On-chip LCD driver circuit (97 segment and common drivers)
- Series Specifications (for 128-pin flat package)

- High-speed, 8-bit microprocessor interface allowing direct connection to both the 8080 and 6800
- Supported serial interface
- Rich command functions (upward compatible to S1D15200 Series); they are Read/Write Display Data, Display On/Off Switching, Set Page Address, Set Initial Display Line, Set Column Address, Read Status, Static Drive On/Off Switching, Select Duty, Duty+1, Read-Modify-Write, Select Segment Driver Direction, Power Save, Reset, Set Power Control, Set Electronic Controls, Clock Stop.
- On-chip CR oscillator circuit
- On-chip LCD power circuit (The on-chip and external LCD power supplies are software selectable.)
- Very low power consumption
- Flexible power voltages; 2.4 to 6.0 V (VDD-VSS) and -13.0 to -4.0 V (VDD-V5)
- -40 to +85°C wide operating temperature range
- CMOS process
- 128-pin QFP5 package with aluminum pad or Au bump

| Model | Operating clock (Internal OSC) | fc∟ (Typ.) | Duty | Segment driver | Common driver | VREG type | COM pin positions | QFP |
|---------------|-----------------------------------|---------------|----------------------|-------------------|------------------|--------------|----------------------|-----|
| S1D15206F00A* | | 2.9 | | | | | T • | |
| S1D15206F11A* | | 5.8 | | | | Type 1 | Type A | 5 |
| S1D15206F10A* | | 2.9 | 1/8, 1/9, 1/16, 1/17 | 80 | 17 | | Type B | 5 |
| S1D15206F14A* | 20 kHz | 2.9 | | | | | | |
| S1D15206F14Y* | | 2.9 | | | | Type 2 | | 26 |
| S1D15208F00A* | | 2.9 | 1/22 1/22 | 64 | | Type A | 5 | |
| S1D15208D11B* | : | 5.8 | 1/32, 1/33 | 04 | 33 | Type I | | |

VREG type

Type 1 VREG (Built-in power supply regulating voltage)

Temperature gradient: -0.17% /°C

Type 2 VREG (Built-in power supply regulating voltage)

Temperature gradient: 0.00% /°C

COMS pin positions Refer to No. P3 (Package pin layout), No. P4 (PAD layout) and No. P5 (PAD coordinates).

An S1D15206 series package has one of following subcodes according to its package type (an example of S1D15206):

S1D15206F****: 128-pin QFP5 flat package

S1D15206F**Y*: 128-pin QFP26 flat package

S1D15206D****: Bear of

****: Bear chip S1D15206D**A* :Al-pad chip

S1D15206D**A* :Ai-pad chip S1D15206D**B* :Au-bump chip

S1D15206T***: TCP

3. BLOCK DIAGRAM (S1D15206*00**)



4. PIN LAYOUT Package Pin Assignment



* Pin name in () apply to S1D15208.

* Pin name in [] apply to S1D15206D10**(CMOS Pin=Type B).

Pad Layout



* Pin names in () apply to S1D15208.

* Pin names in [] apply to S1D15206D10** (CMOS pin = Type B).

Al- pad chip

- Chip size $5.92 \text{ mm} \times 4.68 \text{ mm}$
- Chip thickness 0.4 mm
- Pad opening 90.2 μ m × 90.2 μ m • Pad pitch 130 μ m (Min)

Au- bump chip (reference)

- Chip size $5.92 \text{ mm} \times 4.68 \text{ mm}$
- Chip thickness 0.4 mm
- Bump size 81.7 μ m × 81.7 μ m
- Bump height 22.5 μ m

Pad Center Coordinates

| PAD No. | PIN Name | Х | Y | PAD No. | PIN Name | X | Y |
|---------|-------------------------------|-------|-------|---------|--|----------------|------------|
| 1 | Vı | -2767 | -2106 | 65 | SEG16 | 2516 | 2185 |
| 2 | V2 | -2637 | 2100 | 66 | SEG17 | 2367 | 2105 |
| 3 | V3 | -2507 | | 67 | SEG18 | 2218 | |
| 4 | V4 | -2377 | | 68 | SEG19 | 2088 | |
| 5 | V5 | -2246 | ↓ | 69 | SEG20 | 1957 | |
| 6 | VR | -2116 | -2149 | 70 | SEG21 | 1827 | |
| 7 | Vdd | -1985 | -2176 | 71 | SEG22 | 1697 | |
| 8 | Vout | -1857 | | 72 | SEG23 | 1567 | |
| 9 | CAP2- | -1727 | | 73 | SEG24 | 1437 | |
| 10 | CAP2+ | -1522 | | 74 | SEG25 | 1307 | |
| 11 | CAP1- | -1318 | | 75 | SEG26 | 1177 | |
| 12 | CAP1+ | -1113 | • | /6 | SEG27 | 1046 | |
| 13 | VSS | -553 | -2166 | // | SEG28 | 916 | |
| 14 | M/S | -336 | -2185 | 70 | SEG29 | /80 | |
| 15 | SK2 SD1 | -220 | | 80 | SEG30 | 526 | |
| 17 | WR | -95 | | 81 | SEG32 | 396 | |
| 18 | RD | 165 | | 82 | SEG32 | 266 | |
| 19 | CS2 | 295 | | 83 | SEG34 | 135 | |
| 20 | CS1 | 425 | | 84 | SEG35 | 5 | |
| 21 | A0 | 555 | | 85 | SEG36 | -125 | |
| 22 | FR | 719 | | 86 | SEG37 | -255 | |
| 23 | CL | 849 | | 87 | SEG38 | -385 | |
| 24 | D0 | 979 | | 88 | SEG39 | -515 | |
| 25 | D1 | 1109 | | 89 | SEG40 | -646 | |
| 26 | D2 | 1239 | | 90 | SEG41 | -776 | |
| 27 | D3 | 1369 | | 91 | SEG42 | -906 | |
| 28 | D4 | 1500 | | 92 | SEG43 | -1036 | |
| 29 | D5 | 1630 | | 93 | SEG44 | -1166 | |
| 30 | D6 | 1760 | | 94 | SEG45 | -1296 | |
| 31 | D/ | 1890 | | 95 | SEG40 | -1426 | |
| 32 | COM0 ($COM16$) [$CM05$] | 2069 | | 90 | SEG47 | -1557 | |
| 30 | COM1 ($COM17$) [$COM0$] | 2199 | | 97 | SEC40 | 1817 | |
| 35 | COM2 ($COM18$) [$COM1$] | 2329 | | 99 | SEG49 | -1017 -1947 | |
| 36 | COM3 ($COM20$) [$COM2$] | 2589 | | 100 | SEG51 | -2077 | |
| 37 | COM5 ($COM21$) [$COM4$] | 2719 | ↓ | 101 | SEG52 | -2226 | |
| 38 | COM6 (COM22) [COM5] | 2802 | -1654 | 102 | SEG53 | -2375 | ↓ |
| 39 | COM7 (COM23) [COM6] | | -1524 | 103 | SEG54 | -2802 | 1932 |
| 40 | COM8 (COM24) [COM7] | | -1393 | 104 | SEG55 | | 1802 |
| 41 | COM9 (COM25) [COM8] | | -1263 | 105 | SEG56 | | 1672 |
| 42 | COM10 (COM26) [COM9] | | -1133 | 106 | SEG57 | | 1541 |
| 43 | COM11 (COM27) [COM10] | | -1003 | 107 | SEG58 | | 1411 |
| 44 | COM12 (COM28) [COM11] | | -873 | 108 | SEG59 | | 1281 |
| 45 | COM13 ($COM29$) [$COM12$] | | -743 | 109 | SEG60 | | 1151 |
| 46 | COM14 ($COM30$) [$COM13$] | | -612 | 110 | SEG01 | | 1021 |
| 4/ | COMIS (COMSI) [COMI4] | | -482 | 111 | SEG02 SEG63 | | 891 760 |
| 40 | SFG0 | | | 112 | SEG64 (COM15) | | 599 |
| 50 | SEG1 | | 63 | 114 | SEG65 (COM14) | | 469 |
| 51 | SEG2 | | 67 | 115 | SEG66 (COM13) | | 339 |
| 52 | SEG3 | | 197 | 116 | SEG67 (COM12) | | 209 |
| 53 | SEG4 | | 327 | 117 | SEG68 (COM11) | | 78 |
| 54 | SEG5 | | 457 | 118 | SEG69 (COM10) | | -52 |
| 55 | SEG6 | | 588 | 119 | SEG70 (COM9) | | -182 |
| 56 | SEG7 | | 718 | 120 | SEG71 (COM8) | | -312 |
| 57 | SEG8 | | 848 | 121 | SEG72 (COM7) | | -442 |
| 58 | SEG9 | | 978 | 122 | SEG73 (COM6) | | -572 |
| 59 | SEG10 | | 1108 | 123 | SEG74 (COM5) | | -703 |
| 60 | SEG11 | | 1238 | 124 | SEG75 (COM4) | | -833 |
| 61 | SEG12 | | 1368 | 125 | SEG76 (COM3) | | -963 |
| 62 | SEU13 SEC14 | | 1499 | 120 | SEG7/ (COM1) | | -1093 |
| 64 | SEC14 SEC15 | | 1029 | 12/ | $\begin{array}{c} SEG70 (COMII) \\ SEG79 (COM0) \end{array}$ | | -1223 |
| 04 | 51015 | • | 1/37 | 120 | | ↓ ▼ | 1555 |

* Pin names in () apply to S1D15208.
* Pin names in [] apply to S1D15206D10* (CMOS pin = Type B).

5. PIN DESCRIPTION

Power Supply

| Name | I/O | Description | Number of pins |
|------------------------|--------|---|----------------|
| Vdd | Supply | +5VDC power supply. Common to microprocessor power supply pin Vcc. | 1 |
| Vss | Supply | Ground | 1 |
| V1, V2 V3, V4 V5 | Supply | LCD driver supply voltages. The Set Power Control command can switch the on-chip and external power supply modes of these pins.When external mode selects, the voltage determined by LCD cell is impedance-converted by a resistive divider or an operational amplifier for application. Voltages should be the following relationship: $V_{DD} \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$ When master mode selects, these voltages are generated on the chip: $V_{DD} \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$ When master mode selects, these voltages are generated on the chip: V_{1} $1/5$ V_5 V_1 $1/5$ V_7 V_2 $2/5$ V_5 V_1 $1/5$ V_7 V_3 $3/5$ V_5 V_4 $4/5$ V_5 | 5 |

LCD Driver Supplies

| Name | I/O | Description | Number of pins |
|-------|-----|---|----------------|
| CAP1+ | 0 | DC/DC voltage converter capacitor 1 positive connection | 1 |
| CAP1- | 0 | DC/DC voltage converter capacitor 1 negative connection | 1 |
| CAP2+ | 0 | DC/DC voltage converter capacitor 2 positive connection | 1 |
| CAP2– | 0 | DC/DC voltage converter capacitor 2 negative connection | 1 |
| Vout | 0 | DC/DC voltage converter output | 1 |
| VR | I | Voltage adjustment pin. Applies voltage between VDD and V5 using a resistive divider. | 1 |

Microprocessor Interface

| Name | I/O | Description | Number of pins |
|---------------------------|-----|--|----------------|
| D0 to D7 (SI) (SCL) | I/O | Data input/outputs. The 8-bit bidirectional data buses to be connected to the standard 8-bit microprocessor data buses. When the serial interface selects, D7 is serial data input (SI) and D6 is serial clock input (SCL). | 8 |
| A0 | I | Control/display data flag input. It is connected to the LSB of micro- processor address bus. When LOW, the data on D0 to D7 is control data. When HIGH, the data on D0 to D7 is display data. | 1 |
| CS1 CS2 | I | Chip select input. Data input/output is enabled when -CS1 is LOW and CS2 is HIGH. | 2 |
| RD (E) | I | Read enable input. When interfacing to an 8080-series microprocessor and when its RD is LOW, the S1D15206 series data bus output is enabled. When interfacing to an 6800-series microprocessor and when its R/W Enable (E) is HIGH, the S1D15206 series R/W input is enabled. | 1 |
| WR (R/W) | | Write enable input. When interfacing to an 8080-series microprocessor, WR is active LOW. When interfacing to an 6800-series microprocessor, it will be read mode when R/W is HIGH and it will be write mode when R/W is LOW. R/W = "1" : Read R/W = "0" : Write | 1 |

S1D15206 Series

| I/O | | Description | | | | |
|-----|---|---|--|--|--|--|
| I | Microprocessor i | 2 | | | | |
| | SR1 | SR2 | Туре | | | |
| | 0 | 1 | 8080 microprocessor bus (parallel input) | | | |
| | 1 | 1 | 6800 microprocessor bus (parallel | | | |
| | | | input) | | | |
| | 1 | 0 | Serial input | | | |
| | 0 | 0 | Reset | | | |
| | * In serial D5 are H When set for the | mode, no IZ. RD an 68 family | data can be read from RAM and D0 to d WR must be HIGH or LOW. MPU, the SR1 and SR2 timing must match or | | | |
| | I | I Microprocessor i SR1 0 1 1 0 * In serial D5 are H When set for the SR1 must rise fin | I Microprocessor interface so SR1 SR2 0 1 1 1 1 0 0 0 * In serial mode, no D5 are HZ. RD an When set for the 68 family SR1 must rise first. | I/O Description I Microprocessor interface select, and parallel/serial data input select. SR1 SR2 Type 0 1 8080 microprocessor bus (parallel input) 1 1 6800 microprocessor bus (parallel input) 1 0 Serial input 0 0 Reset * In serial mode, no data can be read from RAM and D0 to D5 are HZ. RD and WR must be HIGH or LOW. When set for the 68 family MPU, the SR1 and SR2 timing must match or SR1 must rise first. | | |

LCD Driver Outputs

| Name | I/O | Description Number of | | | | | | Number of pins |
|------|-----|---|--|--------------|-------------------|-----------------------------------|--|-----------------------------------|
| M/S | I | Normally "1". | Normally "1". | | | | | |
| CL | I/O | Normally "1". | | | | | | 1 |
| FR | I/O | Normally "1". | Jormally "1". | | | | | |
| SEGn | 0 | LCD segment d to the display R | _CD segment driver output. VDD, V2, V3, or V5 can select according to the display RAM and FR signal. | | | | | 80 (S1D15206) or 64 (S1D15208) |
| | | | RAM data | FR signal | I Output of SI | voltage EGn | | |
| | | | 1 | 1 | | D | | |
| | | | 0 | 1 | V | 2 | | |
| | | | | 0 | V | 3 | | |
| | | | Power save | - | Vc | D | | |
| COMn | 0 | LCD common driver output. VDD, V1, V4, or V5 can select according to IC internal scan signal and FR signal. The common scan sequence is reversed in slave mode. | | | | 16 (S1D15206) or 32 (S1D15208) | | |
| | | | Internal scan signal | FR signal | of CC | voltage DMn | | |
| | | | 1 | 1 | V | 5 | | |
| | | | | 0 | Vc | D | | |
| | | | 0 | 1 | V | 1 | | |
| | | | Dever | 0 | V. | 4 | | |
| | | | Power save | _ | VD | D | | |
| COMS | 0 | Indicator COM output. COMS pin is equivalent to following COM output pin when Duty+1 command is running: | | | | 1 | | |
| | | [| | S1D1 | 5206 | S1D15208 | | |
| | | | - | 1/9 duty | 1/17 duty | 1/33 duty | | |
| | | | Indicator COMS output | COM8 | COM16 | COM32 | | |

6. FUNCTION DESCRIPTION

MPU Interface

Parallel/Serial Interface

The S1D15206 series can transfer data via 8-bit bidirectional data buses D0 to D7 or via serial data input D7 (SI). The 8-bit parallel data input or serial data input, 8080/6800-series microprocessor, and reset status can select according to SR1 and SR2.

No data can be read from RAM and no status can be read during serial data input. Also, RD and WR are high or low, and D0 to D5 are open.

Table 1

| SR1 | SR2 | Туре | CS1 | CS2 | A0 | RD | WR | Data (D0 to D7) |
|-----|-----|---------------------------------------|-----|-----|----|-----|-----|----------------------|
| 0 | 1 | 8080 microprocessor bus (parallel) | CS1 | CS2 | A0 | RD | WR | D0 to D7 |
| 1 | 1 | 6800 microprocessor bus (parallel) | CS1 | CS2 | A0 | E | R/W | D0 to D7 |
| 1 | 0 | Serial input | CS1 | CS2 | A0 | 0/1 | 0/1 | D6 (SCL) and D7 (SI) |
| 0 | 0 | Reset | CS1 | CS2 | A0 | RD | WR | |

* When set for the 68 family interface, the SR1 and SR2 timing must match or SR1 must rise first.



Data Bus Signals

The S1D15206 series identifies the data bus signal according to A0, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ (E, R/ $\overline{\text{W}}$) signals.

|--|

| Common | 6800 processor | 8080 processor | | Eunction |
|--------|----------------|----------------|----|--|
| A0 | WR (R/W) | RD | WR | Tunction |
| 1 | 1 | 0 | 1 | Reads display data. |
| 1 | 0 | 1 | 0 | Writes display data. |
| 0 | 1 | 0 | 1 | Reads status. |
| 0 | 0 | 1 | 0 | Writes control data in internal register. (commands) |

Serial Interface (SR1 is high and SR2 is low)

The serial interface consists of an 8-bit shift register and a 3-bit counter. The serial data input and serial clock input are enabled when $\overline{\text{CS1}}$ is low and CS2 is high (in chip select status). When chip is not selected, the shift register and counter are reset.

When serial data input is enabled by SR1 and SR2, D7 (SI) receives serial data and D6 (SCL) receives serial clock. Serial data of D7, D6, ..., D0 is read at D7 in this sequence when serial clock goes high. They are converted into 8-bit parallel data and processed on rising edge of every eighth serial clock signal.

The serial data input is determined to be the display data when A0 is high, and it is control data when A0 is low. A0 is read on rising edge of every eighth clock signal.

Figure 1 shows a timing chart of serial interface signals. The serial clock signal must be terminated correctly against termination reflection and ambient noise. Operation checkout on the actual machine is recommended.





Chip Select Inputs

The S1D15206 series can interface to microprocessor when $\overline{\text{CS1}}$ is LOW and CS2 is HIGH.

When these pins are set to any other combination, D0 to D7 are high impedance. A0, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ input are disabled. However, the reset signal is entered regardless of $\overline{\text{CS1}}$ and $\overline{\text{CS2}}$ setup. The internal IC status including LCD driver circuit is held until a reset signal is entered.

Access to Display Data RAM and Internal Registers

The S1D15206 series can perform a series of pipeline processing between LSI's using bus holder of internal data bus in order to match the operating frequency of display RAM and internal registers with the microprocessor. For example, the microprocessor reads data from display RAM in the first read (dummy) cycle, stores it in bus holder, and outputs it onto system bus in the next data read cycle. Also, the microprocessor temporarily stores display data in bus holder, and stores it in display RAM until the next data write cycle starts.

When viewed from the microprocessor, the S1D15206 series access speed greatly depends on the cycle time rather than access time to the display RAM (t_{ACC} and t_{DS}). It shows the data transfer speed to/ from the microprocessor can increase. If the cycle time is inappropriate, the microprocessor can insert the NOP instruction that is equivalent to the wait cycle setup. However, there is a restriction in the display RAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).

•Write



Rev.3.5

4–9

Busy Flag

The Busy flag is set when the S1D15206 series starts to operate. During operating, it accepts Read Status instruction only. The busy flag signal is output at pin D7 when Read Status is issued. If the cycle time (t_{cyc}) is correct, the microprocessor needs not to check the flag before issuing a command. This can greatly improve the microprocessor performance.

Initial Display Line Register

When the display RAM data is read, the display line according to COM0 (usually, the top line of screen) is determined using register data. The register is also used for screen scrolling and page switching.

The Set Display Start Line command sets the 5-bit display start address in this register. The register data is preset on the line counter each time FR signal status changes. The line counter is incremented by oscillator circuit output (in master mode) or CL input (in slave mode), and it generates a line address to allow 80-bit sequential data output from display RAM to LCD driver circuit.

Column Address Counter

This is a 7-bit presettable counter that provides column address to the display RAM (refer to Figure 4). It is incremented by 1 when a Read/ Write command is entered. However, the counter is not incremented but locked if a non-existing address above 50H is specified. It is

unlocked when a column address is set again. The Column Address counter is independent of Page Address register.

When ADC Select command is issued to display inverse display, the column address decoder inverts the relationship between RAM column address and display segment output.

Page Address Register

This is a 4-bit page address register that provides page address to the display RAM (refer to Figure 4). The microprocessor issues Set Page Address command to change the page and access to another page. Page address 4 (D2 is high, but D0 and D1 are low) is RAM area dedicate to the indicator, and display data D0 is only valid.

Display Data RAM

The display data RAM stores pixel data for LCD. It is a 33-column by 80-row (4-page by 8+1 bit) addressable array. Each pixel can be selected when page and column addresses are specified.

The time required to transfer data is very short because the microprocessor enters D0 to D7 corresponding to LCD common lines as shown in Figure 3. Therefore, multiple S1D15206's can easily configure a large display having the high flexibility with very few data transmission restriction.

The microprocessor writes and reads data to/from the RAM through I/O buffer. As LCD controller operates independently, data can be written into RAM at the same time as data is being displayed, without causing the LCD to flicker.

Display on LCD



Display data RAM

Figure 3

COM Line Page Data address output address D0 00 COM 0 COM 1 D1 01 COM 2 D2 02 D2,D1,D0 03 COM 3 D3 Page 0 =0,0,0 D4 04 COM 4 D5 05 COM 5 COM 6 D6 06 COM 7 D7 07 Start D0 08 COM 8 D1 09 COM 9 D2 0A COM10 1/8 D3 Page 1 0B COM11 0,0,1 COM12 D4 0C COM13 D5 0D D6 COM14 0E D7 0F COM15 10 COM16 D0 COM17 D1 11 12 COM18 D2 Page 2 D3 13 1/16 COM19 0,1,0 D4 14 COM20 D5 15 COM21 16 D6 COM22 D7 17 COM23 D0 18 COM24 D1 19 COM25 D2 1A COM26 Page 3 D3 1B COM27 0,1,1 D4 1C COM28 D5 COM29 1D D6 1E COM30 D7 1F COM31 1,0,0 D0 Page 4 COM S Column A D0=00001020304050607 address C D0=14F4E4D4C4B4A4948 _____ 4D 4E 4F 020100 _ _ SEGOUT 0 1 2 3 4 5 6 7 77 78 79 _____

Relationship between display data RAM and addresses (if initial display line is 08):

Figure 4

Display Timing Generator Circuit

This section explains how the display timing generator circuit operates.

Signal generation to line counter and display data latch circuit

The line address counter, RAM, and latch circuit of the S1D15206 series operate synchronous to the display clock (the oscillator circuit outp).mm The LCD drive signal is sent to LCD panel driver output pin SEGn.

The timing of LCD panel driver outputs is independent of the timing of RAM data input from microprocessor.

LCD AC Signal (FR)

The LCD AC signal, FR, is generated from the display clock. The FR controller generates dual-frame AC driver waveforms for LCD panel driver circuit.

S1D15206 Series



Common timing Signals

The common timing generator circuit uses the display clock to generate common timing signal and FR frame signal. The Duty Select command can select 1/8 or 1/16 duty (S1D15206). A combination of Select Duty and Duty+1 commands can select 1/9 or 1/17 duty (S1D15206).

Display Data Latch Circuit

This circuit temporarily stores (or latches) display data (during a single common signal period) when it is output from display RAM to LCD panel driver circuit. This latch is controlled by Display ON/ OFF and Static Drive ON/OFF commands. These commands do not alter the data.

LCD Driver

This is a multiplexer circuit consisting of 96 segment outputs to generate four-level LCD panel drive signals. The circuit also has a pair of COM outputs for indicator display.

The COMn output has a shift register to sequentially output COM scan signals. The LCD panel drive voltage is generated by a specific combination of display data, COM scan signal, and FR signal. Figure 6 gives an example of SEG and COM output waveforms.

Oscillation Circuit

This is a low power consumption CR oscillator having an oscillator resistor, and its output is used as the display timing signal source or as the clock for voltage boost circuit of LCD power supply. The display clock output can be stopped by Clock Stop command to minimize the current consumption of LCD panel.

Power Supply Circuit

The power supply circuit produces voltage to drive LCD panel at low power consumption. The power circuit consists of three subcircuits: voltage tripler, voltage regulator, and voltage follower. The voltage tripler outputs V_{DD} -($V_{SS} \times 2$) or -($V_{SS} \times 3$) voltage at V_{OUT} . The regulator circuit generates V_5 voltage using external resistor. The voltage follower circuit changes the impedance of V_1 to V_4 that are generated from V_5 through division with internal resistors. (Details are explained later.)

S1D15206 series can drive LCD panel using on-chip power circuit. However, the on-chip power circuit is intended to use for a small LCD panel and it is inappropriate to a large panel requiring multiple driver chips. As the large LCD panel has the dropped display quality due to large load capacity, it must use an external power source.

The power circuit is controlled by Set Power Control command. This command sets a three-bit data in Power Control register to select one of eight power circuit functions. The external power supply and part of on-chip power circuit functions can be used simultaneously. The following explains how the Set Power Control command works. [Control by Set Power Control command]

D2 turns on when triple booster control bit goes HIGH, and D2 turns off when this bit goes LOW.

D1 turns on when voltage regulator control bit goes HIGH, and D1 turns off when this bit goes LOW.

D0 turns on when voltage follower control bit goes HIGH, and D0 turns off when this bit goes LOW.

[Practical combination examples]

| D2 D1 D0 | Voltage booster | Voltage regulator | Voltage follower | External voltage input | Voltage booster terminal | Voltage regulator terminal |
|----------|--------------------|----------------------|---------------------|------------------------|-----------------------------|----------------------------|
| 1 1 1 | ON | ON | ON | | Used | Used |
| 1 0 0 | ON | OFF | OFF | | Used | OPEN |
| 0 1 1 | OFF | ON | ON | To V _{OUT} | OPEN | Used |
| 0 0 0 | OFF | OFF | OFF | To V_1 to V_5 | OPEN | OPEN |

To use the on-chip (internal) power supply only, set (D2,D1,D0)=(1,1,1).

To use the voltage booster circuit only, set (D2,D1,D0)=(1,0,0).

To use the voltage regulator and voltage follower, set (D2,D1,D0)=(0,1,1).

To use an external power supply only, set (D2,D1,D0)=(0,0,0).

- Notes: 1. The voltage booster terminals are CAP1+, CAP1-, CAP2+, and CAP2-.
 - 2. The above listed examples are the most practical use to control each circuit using control bits. Any other setup is unpractical and omitted in this manual.
 - 3. The V/F circuit alone cannot be used. When this circuit is used, the V adjustment circuit must be set simultaneously.



Potential during double boosting

Voltage tripler

If capacitors C1 are inserted between CAP1+ and CAP1-, between CAP2+ and CAP2-, and between V_{SS} and V_{OUT} , the potential between V_{DD} and V_{SS} is boosted to triple toward negative side and it is output at V_{OUT} . For double boosting, remove only capacitor C1 between CAP2+ and CAP2-, open CAP2+, and jumper between CAP2- and V_{OUT} . The double boosted voltage appears at V_{OUT} (CAP2-).

The booster receives signals from oscillator circuit and, therefore, the oscillator must be active. The following shows the boosted potential.



Potential during triple boosting

Voltage regulator

The boosting voltage occurring at V_{OUT} is sent to the voltage regulator and the V_5 liquid crystal display (LCD) drive voltage is output. This V5 voltage can be determined by the following equation when resistors Ra and Rb (R1, R2 and R3) are adjusted within the range of $|V5| < |V_{OUT}|$.



where, V_{REG} is the constant voltage source of the IC, and it is constant ($V_{REG} = -3.1$ V). ($V_{REG} = Type1$) $V_{REG} = V_{SS}(V_{DD} \text{ basis})$ ($V_{REG} = Type2$)

 I_{REF} is the voltage regulation current of the Electronic Volume Control Function, and I_{REF} $\approx 2.4 \, \mu A$ if the electronic volume control register (32-state) has (D4,D3,D2,D1,D0)=(1,1,1,1,1).

To adjust the V₅ output voltage, insert a variable resistor between V_R, V_{DD} and V₅ as shown. A combination of R1 and R3 constant resistors and R2 variable resistor is recommended for fine-adjustment of V₅ voltage.

Setup example of resistors R1, R2 and R3:

When the Electronic Volume Control Function is OFF (electronic volume control register values are (D4,D3,D2,D1,D0) =(0,0,0,0,0)):

- R1 + R2 + R3 = 6.0 MΩ ⁽²⁾
 (Determined by the current passing between V_{DD} and V5)
- Variable voltage range by R2: -6.2 to -9.3 V (Determined by the LCD characteristics)

From equations (2), (3) and (4): $\begin{array}{l} R1 = 2.0 \ M\Omega \\ R2 = 1.0 \ M\Omega \\ R3 = 3.0 \ M\Omega \end{array}$

The voltage regulator circuit has a temperature gradient of approximately -0.17%°C as the V_{REG} voltage. To obtain another temperature gradient, use the Electronic Volume Control Function for software processing using the MPU.

As the VR pin has a high input impedance, the shielded and short lines must be protected from a noise interference.

When the V_{REG} = Type 2, similarly preset R1, R2 and R3 on the basis of V_{REG} = V_{SS} .

Voltage regulator circuit using the Electronic Volume Control Function

The Electronic Volume Control Function can adjust the intensity (brightness level) of liquid crystal display (LCD) screen by command control of V₅ LCD driver voltage.

This function sets five-bit data in the electronic volume control register, and the V_5 LCD driver voltage can be one of 32-state voltages.



To use the Electronic Volume Control Function, issue the Set Power Control command to simultaneously operate both the voltage regulator circuit and voltage follower circuit.

Also, when the voltage tripler off, the voltage must be supplied from $V_{\mbox{OUT}}$ terminal.

When the Electronic Volume Control Function is used, the V₅ voltage can be expressed as follows:

$$V_5 = (1 + \frac{Rb}{Ra}) \cdot V_{REG} + I_{REF} \cdot Rb \dots \text{(Variable voltage range)}$$

The increased V₅ voltage is controlled by use of I_{REF} current source of the IC. (For 32 voltage levels, $\Delta I_{REF}=I_{REF}/31$)

The minimum setup voltage of the V_5 absolute value is determined by the ratio of external Ra and Rb, and the increased voltage by the Electronic Volume Control Function is determined by resistor Rb. Therefore, the resistors must be set as follows:

(1) Determine Rb resistor depending on the V₅ variable voltage range by use of the Electronic Volume Control.

$$Rb = \frac{V_5 \text{ variable voltage range}}{I_{REF}}$$

(2) To obtain the minimum voltage of the V_5 absolute value, determine Ra using the Rb of Step (1) above.

$$Ra = \frac{Rb}{\frac{V_5}{V_{REG}} - 1} \qquad [V_5 = (1 + Rb/Ra) \cdot V_{REG}]$$

The S1D15206 series have the built-in V_{REG} reference voltage and I_{REF} current source which are constant during voltage variation. However, they may change due to the variation occurring in IC manufacturing and due to the temperature change as shown below. Consider such variation and temperature change, and set the Ra and Rb appropriate to the LCD used.

 $\begin{array}{ll} V_{REG}=&-3.1 \mbox{\pm0.4V}\ (Type1) & V_{REG}=&-0.17\%/^{\circ}\mbox{C}\\ V_{REG}=&V_{SS}\ (V_{DD}\ basis)\ (Type2) & V_{REG}=&-0.00\%/^{\circ}\mbox{C}\\ I_{REF}=&-1.2\ \mu\mbox{\pm}40\%\ (For\ 16\ levels) & I_{REF}=&0.011\ \mu\mbox{A/\circ}\ C\\ I_{REF}=&-2.4\ \mu\mbox{\pm}40\%\ (For\ 32\ levels) & I_{REF}=&0.022\ \mu\mbox{A/\circ}\ C\\ Ra\ is\ a\ variable\ resistor\ that\ is\ used\ to\ correct\ the\ V_5\ voltage\ change\ due\ to\ V_{REG}\ and\ IREF\ variation. Also,\ the\ contrast\ adjustment\ is\ recommended\ for\ each\ IC\ chip. \end{array}$

Before adjusting the LCD screen contrast, set the electronic volume control register values to (D4,D3,D2,D1,D0)=(1,0,0,0,0) or (0,1,1,1,1) first.

When not using the Electronic Volume Control Function, set the register values to (D4,D3,D2,D1,D0)=(0,0,0,0) by sending the RES signal or by issuing the Set Electronic Volume Control Register command.

Setup example of constants when Electronic Volume Control Function is used:

V5 maximum voltage: V5 = -6.2 V (Electronic volume control register values (D4,D3,D2,D1,D0)=(0,0,0,0,0)) V5 minimum voltages: V5 = -8.6 V (Electronic volume control register values (D4,D3,D2,D1,D0)=(1,1,1,1,1)) V5 variable voltage range: 2.4 V Variable voltage levels: 32 levels

(1) Determining the Rb:

$$Rb = \frac{V_5 \text{ variable voltage range}}{|I_{REF}|} = \frac{2.4 \text{ V}}{2.4 \text{ }\mu\text{A}} \qquad \underline{Rb} = 1.0 \text{ }M\Omega$$

(2) Determining the Ra:

$$Ra = \frac{Rb}{\frac{V_5 \text{ max}}{V_{REG}} - 1} = \frac{1.0 \text{ M}\Omega}{\frac{-6.2 \text{ V}}{-3.1 \text{ V}} - 1}$$

$$Ra = 1.0 \text{ M}\Omega$$

According to the V₅ voltage and temperature change, equation S can be as follows (if V_{DD} = 0 V reference):

If Ta = 25°C:
V₅ max =
$$(1 + \text{Rb/Ra}) \cdot \text{V}_{\text{REG}}$$

= $(1 + 1 \text{ M}\Omega/1 \text{ M}\Omega) \times (-3.1 \text{ V})$
= -6.2 V
V₅ min = V₅ max + Rb · I_{REF}
= $-6.2 \text{ V} + 1 \text{ M}\Omega \times (-2.4 \mu\text{A})$
= -8.6 V
If Ta = -10°C :
V₅ max = $(1 + \text{Rb/Ra}) \cdot \text{V}_{\text{REG}}$
= $(1 + 1 \text{ M}\Omega/1\text{M}\Omega) \times (-3.1 \text{ V}) \times \{1 + (-0.17\%)^{\circ}\text{C})$
 $\times (-10^{\circ}\text{C} - 25^{\circ}\text{C})\}$
= -6.57 V
V₅ min = V₅ max + Rb · I_{REF}
= $-6.57 \text{ V} + 1\text{M}\Omega \times \{-2.4 \mu\text{A} + (0.022 \mu\text{A})^{\circ}\text{C}) \times (-10^{\circ}\text{C} - 25^{\circ}\text{C})\}$
= -8.20 V

 $\begin{array}{l} \mbox{If $Ta=50^{\circ}C$:} \\ V_{5}\mbox{ max} = (1+Rb/Ra) \cdot V_{REG} \\ = (1+1\ M\Omega/1\ M\Omega) \times (-3.1\ V) \times \{1+(-0.17\%/^{\circ}C) \\ \times (50^{\circ}C-25^{\circ}C)\} \\ = -5.94\ V \\ V_{5}\mbox{ min} = V_{5}\mbox{ max} + Rb \cdot I_{REF} \\ = -5.94\ V + 1M\Omega \times \{-2.4\ \mu A + (0.022\ \mu A/^{\circ}C) \times (-50^{\circ}C-25^{\circ}C)\} \\ = -8.89\ V \end{array}$

The margin must also be determined in the same procedure given above by considering the V_{REG} and I_{REF} variation. This margin calculation results show that the V_5 center value is affected by the V_{REG} and I_{REF} variation. The voltage setup width of the Electronic Volume Control depends on the I_{REF} variation. When the typical value of 0.2 V/step is set, for example, the maximum variation range of 0.12 to 0.28 V must be considered.

When the V_{REG} = Type 2, it so becomes that $V_{REG} = V_{SS}$ and there is no temperature gradient. However, I_{REF} carries the same temperature characteristics as with V_{REG} = Type 1.

Voltage generator for LCD (Voltage fullower)

The V₅ potential is divided using resistance within IC and V₁, V₂, V₃ and V₄ potentials are generated for LCD panel drive. These potentials are then converted in impedance by voltage follower, and sent to LCD driver circuit.

Because the LCD drive voltage has been fixed to each model, the display quality may drop in specific duty selected by Select Duty command. If it occurs, use an external power supply.

| Model | LCD drive voltage |
|----------|---------------------|
| S1D15206 | 1/5 of bias voltage |
| S1D15208 | 1/7 of bias voltage |

Subsection gives wiring examples and reference parts list when onchip power supply is used and when not used.

Command sequence for built-in power circuit startup

The built-in power circuit must follow the command sequence given below.



* When the Set Power Control command is issued, the V $_{DD}$ level signal is output at both COM and SEG terminals for approximately 200 msec. Any other command can be entered during this period.

S1D15206 Series

When turning off the built-in power circuit, observe the following command sequence to mainyain power save status.



* Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.

Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

- 1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
- 2. Suppress the resistance connecting to the power supply pin of the driver chip.
- 3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between VOUT and VSS2) of this IC are being switched over by use of the transistor with very low ON-resistance of about 10Ω . However, when installing the COG,

Exemplary connection diagram 1.



the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability. Consequently, the boosting ability will be hindered as a result

Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.

2. Connection of the smoothing capacitors for the liquid crystal drive

The smoothing capacitors for the liquid crystal driving potentials (V1. V2, V3 and V4) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause non-conformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally. Reference value of the resistance is $100k\Omega$ to $1M\Omega$.

resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.

Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 2.



S1D15206 Series

Reset Circuit

The S1D15206 series chip parameters are initialized when both SR1 and SR2 are set to low.

: Normal (D0 ADC com

ADC status flag is set)

mand is high and

: Off

: Line 1

: Address 0

: 0

: 0

○ Initial parameter setup

| 1. | Display | : Off |
|----|------------|-------------------|
| 2. | Duty cycle | : 1/16 (S1D15206) |

- 2. Duty cycle 3. ADC select
- 4. Read-modify-write
- Power Control register 5.
- Initial Display Line register 6.
- 7. Column Address counter
- 8. Page Address register
- : Page 0 9. Register data of serial interface : Cleared
- 10. Electronic control register

11. Static drive : Off 12. Clock : Output

As explained in Section 4-32, the microprocessor should also be reset when SR1 and SR2 are reset. The SR1 and SR2 go low only when logical low pulses are entered at least 10 microseconds (refer to Section for AC characteristics). The normal reset signal appears 1 microsecond after the rising edge of this signal.

If the on-board LCD power circuit of the S1D15206 series is not used, both SR1 and SR2 must be low when an external LCD power is supplied. If not low, the IC chip may be destroyed by surge current. When reset, each register is cleared but the present setup of oscillator circuit and output terminals (FR, CL, D0 to D7) is not cleared

As the S1D15206 series does not have a Power-On Clear circuit, both SR1 and SR2 must go low when logic power applies. If not, any recovery may fail.

The Reset command can reset parameters 6 to 10 listed above.



7. COMMANDS

Page 4–21 lists available commands. The S1D15206 series uses a combination of A0, $\overline{\text{RD}}$ and $\overline{\text{WR}}$ (or $\overline{\text{R/W}}$) signals to identify data bus signals. As the chip analyzes and executes each command using internal timing clock only (any external clock is required), its processing speed is very HIGH and its busy check is usually not required.

(1) Display ON/OFF

Alternatively turns the display on and off.

| ΔΟ | RD | | | D6 | D5 | F4 | гл | 2ח | D1 | DO |
|----|------|------|---|----|----|-----|----|----|----|----|
| AU | IND. | VVIX | | 00 | 05 | 1 - | 00 | 02 | | 00 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

The display turns off when D goes low, and it turns on when D goes HIGH.

(2) Initial Display Line

Specifies line address (refer to Figure 4) to determine the initial display line, or COM0. The RAM display data becomes the top line of LCD screen. It is followed by the higher number of lines in ascending order, corresponding to the duty cycle. When this command changes the line address, the smooth scrolling or page change takes place.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 0 | A4 | A3 | A2 | A1 | A0 |

| A4 | A3 | A2 | A1 | A0 | Line address |
|----|----|----|----|----|--------------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 2 |
| | | : | | | : |
| 1 | 1 | 1 | 1 | 0 | 3 0 |
| 1 | 1 | 1 | 1 | 1 | 31 |

(3) Set Page Address

Specifies page address to load display RAM data to page address register. Any RAM data bit can be accessed when its page address and column address are specified. The display remains unchanged even when the page address is changed. Page address 4 is the display RAM area dedicate to the indicator, and only D0 is valid for data change.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | A2 | A1 | A0 |

| A2 | A1 | A0 | Page Address |
|----|----|----|--------------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 3 |
| 1 | 0 | 0 | 4 |

(4) Set Column Address

Specifies column address of display RAM. When the microprocessor repeats to access to the display RAM, the column address counter is incremented by 1 during each access until address 80 is accessed. The page address is not changed during this time.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|-----|--------|-------|------|
| 0 | 1 | 0 | 0 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| | | | | | | | | | | |
| A6 | A5 | A4 | A3 | A2 | A1 | A |) (| Columi | n add | ress |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | | |

| 7.0 | 7.0 | / \ \ | 7.0 | / \2 | / \ \ | 7.0 | Oblamm dadi 000 |
|-----|-----|-------|-----|------|-------|-----|-----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | : | | | | : |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 79 |

(5) Read Status

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|------|-----|--------|-------|----|----|----|----|
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | PS | 0 | 0 | 0 |

- BUSY: When high, the S1D15206 series is busy due to internal operation or reset. Any command is rejected until BUSY goes LOW. The busy check is not required if enough time is provided for each cycle.
- ADC: Indicates the relationship between RAM column address and segment drivers. When LOW, the display is normal and column address "79-n" corresponds to segment driver n. When HIGH, the display is reversed and column address n corresponds to segment driver n.
- ON/OFF: Indicates whether the display is on or off. When goes low, the display turns on. When goes HIGH, the display turns off. This is the opposite of Display ON/OFF command.
- RESET: Indicates the initialization is in progress by SR1 and SR2 to go LOW or by Reset command. When LOW, the display is on. When HIGH, the chip is being reset.
- PS: When LOW, LCD panel is in Power Save mode.

(6) Write Display Data

Writes 8-bit data in display RAM. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to write data of multiple words.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|---------|-----|----|----|----|
| 1 | 1 | 0 | | | W | rite da | ata | | | |

(7) Read Display Data

Reads 8-bit data from display RAM area specified by column address and page address. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to read data of multiple words. A single dummy read is required immediately after column address setup. Refer to the display RAM section of FUNCTIONAL DESCRIPTION for details.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|--------|-----|----|----|----|
| 1 | 0 | 1 | | | Re | ead da | ata | | | |

(8) ADC Select

Changes the relationship between RAM column address and segment driver. The order of segment driver output pins can be reversed by software. This allows flexible IC layout during LCD module assembly. For details, refer to the column address section of Figure 4. When display data is written or read, the column address is incremented by 1 as shown in Figure 4.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

When D is low, the right rotation (normal direction). When D is HIGH, the left rotation (reverse direction).

(9) Static Drive ON/OFF

Forcibly turns the entire display ON and makes all common outputs selectable regardless of RAM data contents. The RAM data is held.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

When D goes LOW, the static drive turns off. When D goes HIGH, the static drive turns on.

The LCD panel enters Power Save mode if Static Drive ON command is issued when the display is off. Refer to the Power Save section for details.

(10) Select Duty

Selects the LCD driver duty. However, the bias of LCD driver voltage is fixed when on-chip power circuit is used (refer to Subsection).

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | D |

| Model | D | Duty |
|----------|--------|--------------|
| S1D15206 | 0 1 | 1/8 1/16 |
| S1D15208 | 0 1 | 1/32 1/32 |

(11) Duty+1

Increments the duty by 1. If 1/8 duty is set for the S1D15206, for example, it is incremented to 1/9 duty. If 1/16 duty is set, it is incremented to 1/17 duty. The COMS terminal functions as COM8 or COM16. The display line of RAM area corresponding to page address 4, or D0, is always accessed.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 | |
|----|----|-----------|-----|----|--------|--------|------------|----------------------------|----|----|--|
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 0 1 C | | | | |
| | | Mod | el | D | | Duty | | | | | |
| | S | 1D15 | 206 | | | 0 1 | 1 | 1/8 or 1/16 1/9 or 1/17 | | | |
| | S | 1D15 | 208 | | 0 1 | | 1/3 1/3 | 2 3 | | | |

(12) Read-Modify-Write

A pair of Read-Modify-Write and End commands must always be used. Once Read-Modify-Write is issued, column address is not incremented by Read Display Data command but incremented by Write Display Data command only. It continues until End command is issued. When the End is issued, column address returns to the address when Read-Modify-Write was issued. This can reduce the microprocessor load when data of a specific display area is repeatedly changed during cursor blinking or others.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Note: Any command except Read/Write Display Data and Set Column Address can be issued during Read-Modify-Write mode.

• Cursor display sequence



S1D15206 Series

(13) End

Cancels Read-Modify-Write mode and returns column address to the original address (when Read-Modify-Write was issued).



Read-Modify-Write mode is selected.

(14) Reset

Resets the Initial Display Line register, Column Address counter, Page Address register, register data of serial interface, and Electronic Control register to their initial status. The Reset command does not affect on the contents of display RAM. Refer to the Reset circuit section of FUNCTIONAL DESCRIP-TION.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The Reset command cannot initialize LCD power supply. Only RES (that sets SR1 and SR2 to low) can initialize the supplies.

(15) Set Power Control

Selects one of eight power circuit functions using 3-bit register. An external power supply and part of on-chip power supply functions can be used simultaneously. Refer to Power Circuit section of FUNCTIONAL DESCRIPTION for details.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | D2 | D1 | D0 |

When D0 goes LOW, voltage follower turns off. When D0 goes HIGH, it turns on.

When D1 goes LOW, voltage regulator turns off. When D1 goes HIGH, it turns on.

When D2 goes LOW, voltage booster turns off. When D2 goes HIGH, it turns on.

(16) Set Electronic Control

Adjusts the contrast of LCD panel display by changing V5 LCD drive voltage that is output by voltage regulator of on-chip power supply.

This command selects one of 32 V₅ LCD drive voltages by storing data in 5-bit register. The V₅ voltage adjusting range should be determined depending on the external resistance. Refer to the Voltage Regulator Circuit section of FUNC-TIONAL DESCRIPTION for details.

This command is valid only when voltage regulator circuit is turned on by Set Power Control command.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 0 | D4 | D3 | D2 | D1 | D0 |

| D4 | D3 | D2 | D1 | D0 | V ₅ |
|----|----|--------------|----|----|----------------|
| 0 | 0 | 0 | 0 | 0 | Low |
| 0 | 0 | 0 | 0 | 1 | |
| 0 | 0 | 0 | 1 | 0 | |
| | | \downarrow | | | \downarrow |
| 1 | 1 | 1 | 0 | 1 | |
| 1 | 1 | 1 | 1 | 0 | |
| 1 | 1 | 1 | 1 | 1 | High |

Set register to (D4,D3,D2,D1,D0)=(0,0,0,0,0) to suppress electronic control function.

(17) Clock Stop

Stops clock output at CL to reduce current consumption.

| A0 | RD | R/W WR | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | D |

Clock outputs when D is low, but clock stops when D is high.

- (18) Power Save (a combination with Static Drive command) Sets LCD panel in power save mode if Static Drive ON is issued when the display is off. Power consumption drops power consumption level.
 - When LCD panel enters Power Save mode:
 - (a) Both oscillator and power supply stop.
 - (b) LCD driver stops, and segment and common driver have V_{DD} level output.
 - (c) External clock input is disabled, and clock output is set to low (at CL).
 - (d) Both display data and operation mode before issue of Power Save are held.

(As the power control register is cleared, the Set Power Control command must be issued again after the Power Save mode has been released.)

(e) All LCD driver voltages are fixed to V_{DD}.

The Power Save is released when the display is turned on or when Static Drive OFF is issued. If external voltage driver resistors are used to supply voltage to LCD panel, current passing through resistors must be cut off. An external power supply must be turned off if used; its voltage must be fixed to floating or V_{DD} level.

When the S1D15206 series is operating, the internal status data set by commands is held. However, the internal status may change due to an excessive ambient noise. The package and system noise generation must be suppressed or a noise protection design must be considered.

We recommend to periodically refresh the internal status data to prevent a spike noise and other interference.

S1D15206 Series Command Table

| Command | | | | | | Code | • | | | | | Function |
|-----------------------------|----|----|----|-------|--------|-------|--------|--------|--------|---------|--------|--|
| Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function |
| (1) Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | Turns on LCD panel when goes HIGH, and turns off when goes LOW. |
| (2) Initial Display Line | 0 | 1 | 0 | 1 | 1 | 0 | Initia | l disp | lay ad | dress | 1 | Specifies RAM display line for COM0. |
| (3) Set Page Address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | Page | e addr | ess | Sets the display RAM page in Page Address register. |
| (4) Set Column Address | 0 | 1 | 0 | 0 | Colu | mn ac | dress | 3 | | | | Sets RAM column address in Column register. |
| (5) Read Status | 0 | 0 | 1 | Statu | JS | | | | 0 | 0 | 0 | Reads the status information. |
| (6) Write Display Data | 1 | 1 | 0 | Write | e data | | | | | | | Writes data in display RAM. |
| (7) Read Display Data | 1 | 0 | 1 | Read | d data | | | | | | | Reads data from display RAM. |
| (8) ADC Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Sets normal relationship between RAM column address and seg- ment driver when low, but re- verses the relationship when HIGH. |
| (9) Static Drive ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Normal indication when LOW, but full indication when HIGH. |
| (10) Duty Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 1 | Selects LCD driver duty of 1/8 (1/ 16) when LOW and 1/16 (1/32) when HIGH. |
| (11) Duty+1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 1 | Selects normal LCD driver duty when LOW, and selects the duty added by 1 when HIGH. |
| (12) Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments Column Address counter during each write when HIGH and during each read when LOW. |
| (13) End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases the Read-Modify-Write. |
| (14) Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Resets internal functions. |
| (15) Set Power Control | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | Pow | er con | itrol | Selects various power circuit functions. |
| (16) Set Electronic Control | 0 | 1 | 0 | 1 | 0 | 0 | Elec | tronic | contro | ol valu | e | Sets V ₅ output voltage to Elec- tronic Control register. |
| (17) Clock Stop | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 1 | Stops clock output at CL when LOW, and stops clock when HIGH. |
| (18) Power Save | - | - | - | - | - | - | - | - | - | - | _ | A combination of Display OFF and Static Drive ON commands. |

Note: Do not use any other command, or the system malfunction may result.

8. ABSOLUTE MAXIMUM RATINGS

| Parameter | | Symbol | Rating | Unit |
|-------------------------------------|---------------------------|------------------|------------------------------|--------|
| Supply voltage range | | Vdd | -0.3 to +7.0 | V |
| | Triple voltage conversion | Vdd | -0.3 to +6.0 | |
| Driver supply voltage range | e (1) | V5 | -18.0 to +0.3 | V |
| Driver supply voltage range | e (2) | V1, V2, V3, V4 | V5 to +0.3 | V |
| Input voltage range | | Vin | –0.3 to VDD+0.3 | V |
| Output voltage range | | VO | –0.3 to V _{DD} +0.3 | V |
| Allowable loss | | PD | 250 | mW |
| Operating temperature rang | ge | T _{OPR} | -40 to +85 | О° |
| Storage temperature range QFP • TCP | | Тѕтс | –65 to +150 | °C |
| Bear chip | | | -55 to +125 | |
| Soldering temperature and | time | TSOLDER | 260-10 (at leads) | °C•sec |



- Notes: 1. V₁ to V₅, V_{OUT}, and V_{REG} voltages are based on V_{DD}=0 V.
 2. Voltages V_{DD} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₅ V₅S ≥ V_{OUT} must always be satisfied.
 3. If an LSI exceeds its absolute maximum rating, it may be damaged permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, an LSI malfunction or reduced LSI reliability may result.
 4. The moisture resistance of the flat package may drop during soldering. Take care not to excessively heat the package resin during
 - chip mounting.

9. ELECTRICAL CHARACTERISTICS DC Characteristics

| | Item | | Symbol | Condition | Min. | Тур. | Max. | Unit | Pin used |
|--|--------------------------|------------------|---|--|---------------------|------|---------------------|-------------------------------------|---|
| Power voltage (1) Operational | | V _{DD} | | 2.4 | | 6.0 | V | V _{DD} *1 | |
| Operating voltage Operational (2) Operational | | V ₅ | | -13.0 | | -4.0 | V | V ₅ *2 | |
| | | Operational | V ₁ , V ₂ | | $0.6 	imes V_5$ | | V _{DD} | V | V ₁ , V ₂ |
| | | Operational | V ₃ , V ₄ | | V ₅ | | $0.4 \times V_5$ | V | V ₃ , V ₄ |
| | HIGH-level input voltage | | VIHC | | $0.7 \times V_{DD}$ | | V _{DD} | V | *3 |
| | | | | V _{DD} = 2.7 V | $0.8 \times V_{DD}$ | | V _{DD} | | |
| | LOW-level input voltage | | VILC | | Vss | | $0.3 	imes V_{DD}$ | V | *3 |
| os | | | | V _{DD} = 2.7 V | Vss | | $0.2 \times V_{DD}$ | | |
| SC | HIGH-level outp | ut voltage | Vонс | I _{OH} = -1 mA | $0.8 \times V_{DD}$ | | V _{DD} | V | *4 |
| | | | | V _{DD} = 2.7 V, I _{OH} = -0.5 mA | $0.8 \times V_{DD}$ | | V _{DD} | | |
| | LOW-level output voltage | | Volc | I _{OH} = 1 mA | Vss | | $0.2 \times V_{DD}$ | V | *4 |
| | | | | V _{DD} = 2.7 V, I _{OL} = 0.5 mA | Vss | | $0.2 \times V_{DD}$ | | |
| | HIGH-level input voltage | | Vihs | | $0.4 \times V_{DD}$ | | $0.8 	imes V_{DD}$ | V | *5 |
| mitt | | | | V _{DD} = 2.7 V | $0.4 \times V_{DD}$ | | $0.8 	imes V_{DD}$ | | |
| Sch | LOW-level input voltage | | Vils | | $0.2 \times V_{DD}$ | | $0.6 	imes V_{DD}$ | V | *5 |
| | | | | V _{DD} = 2.7 V | $0.2 \times V_{DD}$ | | $0.6 	imes V_{DD}$ | | |
| Input leakage current | | | ILI | | -1.0 | | 1.0 | μA | *6 |
| Output leakage current | | | I _{LO} | | -3.0 | | 3.0 | μA | *7 |
| LCD driver ON resistance | | R _{ON} | $Ta = 25^{\circ}C$ $V_5 = -0.5 V$ | | 15.0 | 30.0 | KΩ | SEG0 to 79 COS0 to 15 COMS *9 | |
| Static current consumption | | I _{DDQ} | $\overline{\text{CS}} = \text{C}_{\text{L}} = \text{V}_{\text{DD}}$ | | 0.05 | 3.0 | μA | V _{DD} | |
| Input pin capacity | | | C _{IN} | Ta = 25°C, f = 1 MHz | | 5.0 | 8.0 | pF | Input pins |
| CI | CL output frequency | | f _{CL} | Ta = 25° C, V _{DD} = 2.7 to 5 V | 2.4 | 2.9 | 3.7 | kHz | *8 |
| | | | | | 4.8 | 5.8 | 7.4 | | Applies to the S1D15206*10**, S1D15208*10** |

V_{DD} = 5 V ±10%, V_{SS} = 0 V, Ta = –40 to +85°C unless otherwise noted.

Dynamic current consumption (1) when the built-in power supply is OFF

1.7 times of normal products apply to $f_{CL} = 5.8 \text{ kHz}$ products of S1D15206F11** and S1D15208F11**.

Ta = 25°C

| Item | Symbol | Conditions | Min. | Тур. | Max. | Unit | Remarks |
|----------|---------|---|------|------|------|------|---------|
| S1D15206 | IDD (1) | $V_{DD} = 5.0V, V_5 - V_{DD} = -6.0V$ | _ | 9.1 | 18 | μA | *12 |
| | | $V_{DD} = 3.0V, V_5 - V_{DD} = -6.0V$ | _ | 12.0 | 24 | | |
| S1D15208 | | $V_{DD} = 5.0V, V_5 - V_{DD} = -8.0V$ | _ | 7.5 | 15 | | |
| | | V _{DD} = 3.0V, V ₅ -V _{DD} = -8.0V | _ | 9.5 | 19 | | |

S1D15206 Series

S1D15208

Dynamic current consumption (2) when the built-in power supply is ON (Display all white)

| 1.7 times of normal products apply to fcL = 5.8 kHz products of S1D15206F11** and S1D15208F11**. Ta = 2 | | | | | | | | | |
|---|----------|---------------------|---|------|------|------|------|---------|--|
| | Item | Symbol | Conditions | Min. | Тур. | Max. | Unit | Remarks | |
| | S1D15206 | I _{DD} (2) | $V_{DD} = 5.0V, V_5 - V_{DD} = -6.0V$, dual boosting | _ | 31 | 62 | μΑ | *13 | |
| | | | $V_{DD} = 3.0V, V_5 - V_{DD} = -6.0V$, triple boosting | _ | 44 | 88 | | | |
| | S1D15208 | | $V_{DD} = 5.0V, V_5 - V_{DD} = -8.0V$, dual boosting | _ | 37 | 74 | | | |
| | | | $V_{DD} = 3.0V, V_5 - V_{DD} = -8.0V$, triple boosting | - | 55 | 110 | | | |

Dynamic current consumption (2) when the built-in power supply is ON (Display checker pattern)

VDD = 5.0V, V5-VDD = -8.0V, dual boosting

VDD = 3.0V, V5-VDD = -8.0V, triple boosting

1.7 times of normal products apply to fcL = 5.8 kHz products of S1D15206F11** and S1D15208F11**. Ta = 25°C Item Symbol Conditions Max. Unit Remarks Min. Typ. S1D15206 IDD (2) VDD = 5.0V, V5-VDD = -6.0V, dual boosting34 68 *13 _ μΑ VDD = 3.0V, V5-VDD = -6.0V, triple boosting 92 46 _

42

60

84

120

_

_

Current consumption during Power Save mode V_{SS} = 0 V, V_{DD} = 2.7 to 5.5 V

Ta = 25°C

| Item | Symbol | Conditions | Min. | Тур. | Max. | Unit | Remarks |
|-----------------|-------------------|--------------------|------|------|------|------|---------|
| Power save mode | I _{DDS1} | S1D15206, S1D15208 | _ | 3 | 6 | μΑ | |

Typical current consumption characteristics (reference data)

• Dynamic current consumption (1) when LCD external power mode lamp is ON



• Dynamic current consumption (2) when the LCD built-in power supply lamp is ON


Current consumption I DD during access (2) during MPU access cycle



It shows the current consumption when a checker pattern is always written in fSYNC timing. When not accessed, only the current consumption of IDD (2) occurs.

Conditions: S1D15206 $V_5 - V_{DD} = -6.0 V$, dual boosting S1D15208 V5 - VDD = -8.0 V, triple boosting $Ta = 25^{\circ}C$

| | Item | Symbol | Conditions | Min. | Тур. | Max. | Unit | Pins used |
|-------------|--|------------------|--|-------|------|------|------|------------------|
| Buil | Input voltage | V _{DD} | | 2.4 | | 6.0 | V | *10 |
| lt-in power | Booster output voltage | V _{OUT} | V _{DD} reference (during triple boosting) | -16.5 | _ | — | V | V _{OUT} |
| | Voltage regulator circuit operating voltage | V _{OUT} | V _{DD} reference | -16.5 | _ | -4.0 | V | V _{OUT} |
| circuit | Voltage follower operating voltage | V_5 | V _{DD} reference | -13.0 | _ | -4.0 | V | *11 |
| | Reference voltage | V _{REG} | V_{DD} reference Ta = 25°C | -3.5 | -3.1 | -2.7 | V | V _R |

* See notes below.

- *1 Although the wide range of operating voltage is guaranteed, a spike voltage change during access to the MPU is not guaranteed.
- The operating voltage range of the V_{DD} and V₅ systems (See Figure 9.) *2
- The operating voltage range is applied if an external power supply is used.
- *3 Pins D0 to D5, A0, CS1, CS2, RD (E), WR (R/W), M/S, CL, and FR
- Pins D0 to D7, FR, and CL *4
- *5
- Pins SI (D7), SCL (D6), SR1, and SR2 Pins A0, RD (E), WR (R/W), CS1, CS2, M/S, SR1, and SR2 *6
- *7 Applied if pins D0 to D7, FR, and CL are high impedance.
- *8 For the relationship between CL output frequency and frames, see Figure 7. For the relationship between CL output frequency and power voltage, see Figure 8. For the relationship between CL output frequency and temperature, see Figure 11.
- *0 The resistance when the 0.1-volt voltage is applied between the SEG and COM output terminals and each power terminal (V1, V2, V3 or V_4). It must be within operating voltage (2).

 $RON = 0.1 V/\Delta I$

- where, ΔI is the current that flows between power supply and SEG or COM terminal when the 0.1-volt voltage is applied.
- *10 If the triple voltage by the built-in power circuit are used the V_{DD} primary power must be used within the input voltage range.
- *11 The V₅ voltage can be adjusted within the voltage follower operating range by use of voltage regulator.
- *12 Applied if the built-in oscillation circuit is used and if not accessed by the MPU.
- *13 Applied if the built-in oscillation circuit and the built-in power circuit are used, and if not accessed by the MPU. The current flowing through the voltage regulator resistors (R1, R2 and R3) is not included.

When the built-in voltage booster is used, the current consumption for the V_{DD} power supply is shown.

Relationship between CL output frequency and frames • (S1D15206 series)

The relationship between CL output frequency (f_{CL}) and frame frequency (f_F) can be determined as follows:

| | Duty | fF |
|----------|-------------|------------------------------|
| S1D15206 | 1/9 1/17 | 8 • Fosc/288 8 • fosc/272 |
| S1D15208 | 1/33 | 8 • f _{OSC} /264 |



("f_F" indicates the LCD current alternating cycle, but not the cycle of f F signals.)





Figure 8

S1D15206 Series

- Operating voltage range on V_{DD} and V_{5}



• I_{DD} measuring circuits





• Relationship between CL output frequency and temperature



AC Characteristics

(1) System buses

Read/write characteristics I (8080-series microprocessor)



 $V_{SS} = 0 \text{ V}, V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
|---|----------------------|--|-----------|-------------------------|----------|----------|
| Address hold time Address setup time | A0 | t _{AH8} t _{AW8} | | 5 5 | | ns ns |
| System cycle time | | t _{CYC8} | | 400 | | ns |
| Control LOW pulse width (\overline{WR}) Control LOW pulse width (\overline{RD}) Control HIGH pulse width (WR) Control HIGH pulse width (\overline{RD}) | WR RD WR RD | t _{CCLW} t _{CCLR} t _{CCHW} t _{CCHR} | | 100 75 145 145 | | |
| Data setup time Data hold time | | t _{DS8} t _{DH8} | | 80 10 | | ns ns |
| RD access time Output disable time | D0 to D7 | t _{ACC8} t _{CH8} | CL=100pF | 10 | 80 60 | ns ns |

 $V_{SS} = 0 \text{ V}, \text{ V}_{DD} = 2.7 \text{ V} \text{ to } 4.5 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
|---|----------------------|--|-----------|--------------------------|------------|----------|
| Address hold time Address setup time | A0 | t _{AH8} t _{AW8} | | 10 10 | | ns ns |
| System cycle time | | t _{CYC8} | | 800 | | ns |
| $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | WR RD WR RD | t _{CCLW} t _{CCLR} t _{CCHW} t _{CCHR} | | 185 185 285 285 | | ns ns |
| Data setup time Data hold time | | t _{DS8} t _{DH8} | | 160 20 | | ns ns |
| RD access time Output disable time | D0 to D7 | t _{ACC8} t _{CH8} | CL=100pF | 20 | 180 120 | ns ns |

Notes: 1. t_{CCLW} and t_{CCLR} are limited depending on the overlap time of $\overline{CS1}$ LOW (CS2 HIGH) and \overline{WR} or \overline{RD} LOW.

2. The input signal rise and fall times must be within 15 nanoseconds.

3. All signal timings are limited based on 20% and 80% of V_{DD} voltage.

S1D15206 Series

(2) System buses

Read/write characteristics II (6800-series microprocessor)



V_{SS} = 0 V, V_{DD} = 5.0 V $\pm 10\%,$ Ta = –40 to +85°C

| Paramete | ər | Signal | Symbol | Condition | Min. | Max. | Unit |
|---|-------|----------------|---------------------------------------|-----------|----------|----------|----------|
| System cycle time | | | t _{CYC6} | | 400 | | ns |
| Address setup time Address hold time | | WR (R/W) A0 | t _{AW6} t _{AH6} | | 20 10 | | ns ns |
| Data setup time Data hold time | | D0 to D7 | t _{DS6} t _{DH6} | | 80 10 | | ns ns |
| Output disable time Access time | | | t _{OH6} t _{ACC6} | CL=100pF | 10 | 60 90 | ns ns |
| Enable | READ | | t _{EWLR} | | 85 | | ns |
| LOW pulse width | WRITE | | t _{EWLW} | | 75 | | ns |
| Enable | READ | | t _{EWHR} | | 135 | | ns |
| HIGH pulse width | WRITE | | t _{EWHW} | | 145 | | ns |

 V_{SS} = 0 V, V_{DD} = 2.7 V to 4.5 V, Ta = –40 to +85 $^\circ C$

| Paramete | er | Signal | Symbol | Condition | Min. | Max. | Unit |
|---|-------|--------------------------------------|---------------------------------------|-----------|-----------|------------|----------|
| System cycle time | | | t _{CYC6} | | 800 | | ns |
| Address setup time Address hold time | | WR (R/W) A0 | t _{AW6} t _{AH6} | | 40 20 | | ns ns |
| Data setup time Data hold time | | t _{DS6} t _{DH6} | | | 160 20 | | ns ns |
| Output disable time Access time | | 001007 | t _{OH6} t _{ACC6} | CL=100pF | 20 | 120 180 | ns ns |
| Enable | READ | | t _{EWLR} | | 185 | | ns |
| LOW pulse width | WRITE | | t _{EWLW} | | 145 | | ns |
| Enable | READ | | t _{EWHR} | | 285 | | ns |
| HIGH pulse width | WRITE | | t _{EWHW} | | 325 | | ns |

Notes: 1. t_{EWHR} and t_{EWHW} are limited depending on the overlap time of $\overline{CS1}$ LOW (CS2 high) and \overline{RD} (E) HIGH.

2. The input signal rise and fall times must be within 15 nanoseconds.

3. All signal timings are limited based on 20% and 80% of V_{DD} voltage.

(3) Serial interface



 $V_{SS} = 0 V$, $V_{DD} = 5.0 V \pm 10\%$, Ta = -40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
|---|------------------|---|-----------|-------------------|------|----------------|
| Serial clock cycle Serial clock HIGH pulse width Serial clock LOW pulse width | Serial clock | t _{SCYC} t _{SHW} t _{SLW} | | 500 150 150 | | ns ns ns |
| Address setup time Address hold time | A0 | t _{SAS} t _{SAH} | | 120 200 | | ns ns |
| Data setup time Data hold time | Serial data | t _{SDS} t _{SDH} | | 120 120 | | ns ns |
| CS serial clock time | CS1 (CS2="1") | t _{CSS} t _{CSH} | | 80 400 | | ns ns |

 V_{SS} = 0 V, V_{DD} = 2.7 to 4.5V, Ta = –40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
|---|------------------|---|-----------|--------------------|------|----------------|
| Serial clock cycle Serial clock HIGH pulse width Serial clock LOW pulse width | Serial clock | t _{SCYC} t _{SHW} t _{SLW} | | 1000 300 300 | | ns ns ns |
| Address setup time Address hold time | AO | t _{SAS} t _{SAH} | | 250 400 | | ns ns |
| Data setup time Data hold time | Serial data | t _{SDS} t _{SDH} | | 250 250 | | ns ns |
| CS serial clock time | CS1 (CS2="1") | t _{CSS} t _{CSH} | | 160 800 | | ns ns |

Notes: 1. The input signal rise and fall times must be within 15 nanoseconds.
2. All signal timings are limited based on 20% and 80% of V_{DD} voltage.

S1D15206 Series

(4) Display control timing



 V_{SS} = 0 V, V_{DD} = 5.0 V $\pm 10\%,$ Ta = –40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|------------------------|--------|-------------------|-----------|------|------|------|------|
| LOW level pulse width | CL | t _{WLCL} | | 35 | | | μs |
| HIGH level pulse width | | t _{WHCL} | | 35 | | | μs |
| Rise time | | tr | | | 30 | 120 | ns |
| Fall time | | tf | | | 30 | 120 | ns |
| FR delay time | FR | t _{DFR} | | -1.0 | 0.2 | 1.0 | μs |

| | | | | $V_{SS} = 0 V,$ | $V_{DD} = 2.7 V to$ | o 4.5 V, Ta = - | -40 to +85°C |
|------------------------|--------|-------------------|-----------|-----------------|---------------------|-----------------|--------------|
| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| LOW level pulse width | CL | t _{WLCL} | | 70 | | | μs |
| HIGH level pulse width | | t _{WHCL} | | 70 | | | μs |
| Rise time | | tr | | | 60 | 240 | ns |
| Fall time | | tf | | | 60 | 240 | ns |
| FR delay time | FR | t _{DFR} | | -2.0 | 0.4 | 2.0 | μs |

Output timing

 V_{SS} = 0 V, V_{DD} = 5.0 V $\pm 10\%, Ta$ = –40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---------------|--------|------------------|-----------|------|------|------|------|
| FR delay time | FR | t _{DFR} | CL=100pF | | 0.2 | 0.4 | μs |

 V_{SS} = 0 V, V_{DD} = 2.7 V to 4.5 V, Ta = –40 to +85 $^\circ C$

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---------------|--------|------------------|-----------|------|------|------|------|
| FR delay time | FR | t _{DFR} | CL=100pF | | 0.4 | 0.8 | μs |

Notes: 1. All signal timings are limited based on 20% and 80% of V_{DD} voltage.

(5) Reset timing



V_{DD} = 5.0 V ±10%, Ta = -40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-----------------------|-------------|-----------------|-----------|------|------|------|------|
| Reset time | | t _R | | 1.0 | | | μs |
| Reset LOW pulse width | Reset input | t _{RW} | | 10 | | | μs |

 V_{DD} = 2.7 V ±10%, Ta = –40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-----------------------|-------------|-----------------|-----------|------|------|------|------|
| Reset time | | t _R | | 3.0 | | | μs |
| Reset LOW pulse width | Reset input | t _{RW} | | 30 | | | μs |

Notes: 1. t_R (reset time) represents the period from rising edge of reset input to end of internal circuit reset. The S1D15206 series can operate normally after t_R.

2. t_{RW} specifies the minimum pulse width of reset input. The low pulse exceeding t_{RW} is required for reset. 3. The input signal rise and fall times must be within 15 nanoseconds.

4. All signal timings are limited based on 20% and 80% of V_{DD} voltage.

10. EXTERNAL WIRINGS

Power Supply and LCD Power Circuit

If a single S1D15206 series chip is used and if on-board power supply is used and not used



M/S Vout CAP1+ CAP1-CAP2+ CAP2-Vss πm S1D152***** Vdd V1 V2 External Vз power . supply V4 V5 VR

Parts list (Reference)

Variable V5 = -9.3 to -6.2 V

| C 1 | 0.1 to 1 μF |
|-----|-------------|
| C 2 | 0.1 to 1 μF |
| R 1 | 2.0 MΩ |
| R 1 | 1.0 MΩ |
| R 1 | 3.0 MΩ |



Note: Use jumper and shielded wires as the input impedance of VR terminal is high.

Setting value for your reference: $100 \text{ k}\Omega$ to $1 \text{ M}\Omega$.

In order to select an optimum value for resistor R4, you should reference the LCD and the drive waveform.

- Notes: 1. Because of high input impedance on VR terminal, wiring should made as short as possible and shielded wire should be used for the wiring.
 - 2. C1 and C2 depend on size of the liquid crystal panel to be driven. The value to be selected for C1 and C2 must be able to stabilize the liquid crystal drive voltage.

[A setting example]

Turn on the voltage regulator circuit and the voltage follower circuit to apply voltage to VOUT externally. Display the LCD heavy load patterns (horizontal stripe-shaped), then select the C2 value that can stabilize the liquid crystal drive voltages (V1 to V5). All C2 capacity values selected, however, must be the same. Then, turn on every built-in power supplies and select an appropriate C1 value.

3. In order to regulate the voltage, a capacitor must be connected between VDD and VSs (near to the IC).

Microprocessor Interface

The S1D15206 series chips can directly connect to 8080 and 6800-series microprocessors. Also, serial interfacing requires less signal lines between them.

8080-series microprocessors

Wiring example 1:



Wiring example 2:



S1D15206 Series

6800-series microprocessors

Wiring example 1:



Wiring example 2:



Serial interface

Wiring example 1:



Wiring example 2:



LCD Panel and Wiring Examples

Single-chip configuration



11. DIMENSIONS Plastic 128-Pin QFP5 Package



The package dimensions are subject to change without notice.





This dimensional outline drawing is subject to change for improvements without prior notice

Contents

| 1. | DESCRIPTION | 5-1 |
|-----|--------------------------------|------|
| 2. | FEATURES | 5-1 |
| 3. | BLOCK DIAGRAM (S1D15300D00B*) | 5-2 |
| 4. | PAD LAYOUT | 5-3 |
| 5. | PIN DESCRIPTION | 5-5 |
| 6. | FUNCTIONAL DESCRIPTION | 5-8 |
| 7. | COMMANDS | 5-19 |
| 8. | COMMAND SETTING (For Refrence) | 5-24 |
| 9. | ABSOLUTE MAXIMUM RATINGS | 5-27 |
| 10. | ELECTRICAL CHARACTERISTICS | 5-28 |
| 11. | MPU INTERFACE (For Reference) | 5-36 |
| 12. | CONNECTION BETWEEN LCD DRIVERS | 5-37 |

1. DESCRIPTION

The S1D15300 series is a single-chip LCD driver for dot-matrix liquid crystal displays (LCD's) which is directly connectable to a microcomputer bus. It accepts 8-bit serial or parallel display data directly sent from a microcomputer and stores it in an on-chip display RAM. It generates an LCD drive signal independent of microprocessor clock.

The use of the on-chip display RAM of 65×132 bits and a one-toone correspondence between LCD panel pixel dots and on-chip RAM bits permits implementation of displays with a high degree of freedom.

As a total of 133 circuits of common and segment outputs are incorporated, a single chip of S1D15300 can make 33×100 -dot (16 \times 16-dot kanji font: 6 columns \times 2 lines) displays, and a single chip of S1D15301 can make 65×132 -dot (kanji font: 8 columns x 4 lines) displays when the S1D15301 is combined with the common driver S1D16700.

The S1D15302 can display the 65×200 -dot (or 12-column by 4-line Kanji font) area using two ICs in master and slave modes. As an independent static indicator display is provided for time-division driving, the low-power display is realized during system standby and others.

No external operation clock is required for RAM read/write opera-

tions. Accordingly, this driver can be operated with a minimum current consumption and its on-board low-current-consumption liquid crystal power supply can implement a high-performance handy display system with a minimum current consumption and a smallest LSI configuration.

Two types of S1D15300 series are available: one in which common outputs are arranged on a single side and the other in which common outputs are arranged on both sides.

2. FEATURES

- Direct RAM data display using the display RAM. When RAM data bit is 0, it is not displayed. When RAM data bit is 1, it is displayed. (At normal display)
- RAM capacity: $65 \times 132 = 8580$ bits
- High-speed 8-bit microprocessor interface allowing direct connection to both the 8080 and 6800.
- Serial interface
- Many command functions: Read/Write Display Data, Display ON/OFF, Normal/Reverse Display, Page Address Set, Set Display Start Line, Set Column Address, Read Status, All Display ON/OFF, Set LCD Bias, Electronic contrast Controls, Read Modify Write, Select Segment Driver Direction, Power Save

| Type 1 | [VREG | (Built-in | power | supply | regulating | g voltage) |
|--------|-------|-----------|-------|--------|------------|------------|

Temperature gradient: -0.2% / °C]

• Series specifications (in cases of chip shipments)

| Name | Duty | LCD bias | Segment driver | COM driver | Display area | Remarks |
|---------------|------|----------|----------------|------------|--------------|------------------------------------|
| S1D15300D00** | 1/33 | 1/5, 1/6 | 100 | 33 | 33 × 100 | COM single-side layout |
| S1D15300D10** | 1/33 | 1/5, 1/6 | 100 | 33 | 33 × 100 | COM dual-side layout |
| S1D15301D00** | 1/65 | 1/6, 1/8 | 132 | 0 | 65 × 132 | S1D16700 is used as the COM. |
| S1D15302D00** | 1/65 | 1/6, 1/8 | 100 | 33 | 65 	imes 200 | COM single-side, right-hand layout |
| S1D15302D11** | 1/65 | 1/6, 1/8 | 100 | 33 | 65 	imes 200 | COM single-side, left-hand layout |
| S1D15305D10** | 1/35 | 1/5, 1/6 | 98 | 35 | 35 × 98 | COM both-side layout |

Type 2 [VREG Temperature gradient: 0.00% / °C]

| Name | Duty | LCD bias | Segment driver | COM driver | Display area | Remarks |
|---------------|------|----------|----------------|------------|--------------|------------------------------------|
| S1D15300D15** | 1/33 | 1/5, 1/6 | 100 | 33 | 33 × 100 | COM both-side layout |
| S1D15302D14** | 1/65 | 1/6, 1/8 | 100 | 33 | 65 	imes 200 | COM single-side, right-hand layout |
| S1D15303D15** | 1/17 | 1/5 | 116 | 17 | 17 × 116 | COM both-side layout |
| S1D15304D14** | 1/9 | 1/5 | 124 | 9 | 9 × 124 | COM single-side layout |

Note: The S1D15300 series has the following subcodes depending on their shapes. (The S1D15300 examples are given.) S1D15300T**** : TCP (The TCP subcode differs from the inherent chip subcode.)

S1D15300D**** : Bear chips — S1D15300D**A* : Al-pad chip

* : Au-bump chip

- On-chip LCD power circuit: Voltage booster, voltage regulator, voltage follower × 4.
- On-chip electronic contrast control functions
- Ultra low power consumption
- Power supply voltages: $V_{DD} V_{SS} = -2.4 \text{ V to } -6.0 \text{ V}$ $V_{DD} - V5 = -4.5 \text{ V to } -16.0 \text{ V}$
- Wide operating temperature range: Ta = -40 to $85^{\circ}C$
- CMOS process
- Package: TCP and bare chip
- Non-radiation-resistant design

3. BLOCK DIAGRAM (S1D15300D00B*)



4. PAD LAYOUT S1D15300 series chips



S1D1530*D**B*(Al-bump chip)Bump Size:76x76 μmBump Height:23μm (Typ.)Chip Thickness:625 μm

Pad Center Coordinates

Unit: µm

| PAD | PIN | | | | PAD | PIN | | | | PAD | PIN | | | | | PAD | PIN | | | |
|-----|---------------------------------|-------|----|----|-----|------|------|---|-------|-----|------|-----|----|-----|----|-----|------|----|----|------|
| No. | Name | Х | Y | , | No. | Name | Х | | Υ | No. | Name |) | (| ١ | (| No. | Name | 2 | (| Y |
| 1 | O127 | 2986 | 21 | 42 | 51 | O5 | -298 | 6 | 2142 | 101 | O55 | -12 | 98 | -21 | 42 | 151 | O105 | 31 | 78 | -472 |
| 2 | O128 | 2862 | | | 52 | O6 | -317 | 8 | 2006 | 102 | O56 | -11 | 80 | | | 152 | O106 | | | -354 |
| 3 | O129 | 2738 | | | 53 | 07 | | | 1888 | 103 | O57 | -10 | 62 | | | 153 | O107 | | | -236 |
| 4 | O130 | 2614 | | | 54 | O8 | | | 1770 | 104 | O58 | -9 | 44 | | | 154 | O108 | | | -118 |
| 5 | O131 | 2490 | | | 55 | O9 | | | 1652 | 105 | O59 | -8 | 26 | | | 155 | O109 | | | 0 |
| 6 | COMS | 2366 | | | 56 | O10 | | | 1534 | 106 | O60 | -7 | 08 | | | 156 | O110 | | | 118 |
| 7 | FRS | 2242 | | | 57 | O11 | | | 1416 | 107 | O61 | -5 | 90 | | | 157 | O111 | | | 236 |
| 8 | FR | 2124 | | | 58 | O12 | | | 1298 | 108 | O62 | -4 | 72 | | | 158 | O112 | | | 354 |
| 9 | DYO | 2006 | | | 59 | O13 | | | 1180 | 109 | O63 | -3 | 54 | | | 159 | O113 | | | 472 |
| 10 | CL | 1888 | | | 60 | O14 | | | 1062 | 110 | O64 | -2 | 36 | | | 160 | O114 | | | 590 |
| 11 | DOF | 1770 | | | 61 | O15 | | | 944 | 111 | O65 | -1 | 18 | | | 161 | O115 | | | 708 |
| 12 | VS1 | 1652 | | | 62 | O16 | | | 826 | 112 | O66 | | 0 | | | 162 | O116 | | | 826 |
| 13 | M/S | 1534 | | | 63 | O17 | | | 708 | 113 | O67 | 1 | 18 | | | 163 | O117 | | | 944 |
| 14 | RES | 1416 | | | 64 | O18 | | | 590 | 114 | O68 | 2 | 36 | | | 164 | O118 | | | 1062 |
| 15 | P/S | 1298 | | | 65 | O19 | | | 472 | 115 | O69 | 3 | 54 | | | 165 | O119 | | | 1180 |
| 16 | CS1 | 1180 | | | 66 | O20 | | | 354 | 116 | O70 | 4 | 72 | | | 166 | O120 | | | 1298 |
| 17 | CS2 | 1062 | | | 67 | O21 | | | 236 | 117 | 071 | 5 | 90 | | | 167 | O121 | | | 1416 |
| 18 | C86 | 944 | | | 68 | O22 | | | 118 | 118 | 072 | 7 | 08 | | | 168 | O122 | | | 1534 |
| 19 | A0 | 826 | | | 69 | O23 | | | 0 | 119 | 073 | 8 | 26 | | | 169 | O123 | | | 1652 |
| 20 | $\overline{WR}(W/\overline{R})$ | 708 | | | 70 | O24 | | | -118 | 120 | 074 | 9 | 44 | | | 170 | O124 | | | 1770 |
| 21 | RD(E) | 590 | | | 71 | O25 | | | -236 | 121 | 075 | 10 | 62 | | | 171 | O125 | | | 1888 |
| 22 | Vdd | 472 | | | 72 | O26 | | | -354 | 122 | O76 | 11 | 80 | | | 172 | O126 | 1 | | 2006 |
| 23 | D0 | 354 | | | 73 | O27 | | | -472 | 123 | 077 | 12 | 98 | | | | | | | |
| 24 | D1 | 236 | | | 74 | O28 | | | -590 | 124 | 078 | 14 | 16 | | | | | | | |
| 25 | D2 | 118 | | | 75 | O29 | | | -708 | 125 | 079 | 15 | 34 | | | | | | | |
| 26 | D3 | 0 | | | 76 | O30 | | | -826 | 126 | O80 | 16 | 52 | | | | | | | |
| 27 | D4 | -118 | | | 77 | O31 | | | -944 | 127 | O81 | 17 | 70 | | | | | | | |
| 28 | D5 | -236 | | | 78 | O32 | | | -1062 | 128 | O82 | 18 | 88 | | | | | | | |
| 29 | D6(SCL) | -354 | | | 79 | O33 | | | -1180 | 129 | O83 | 20 | 06 | | | | | | | |
| 30 | D7(SI) | -472 | | | 80 | O34 | | | -1298 | 130 | O84 | 21 | 24 | | | | | | | |
| 31 | Vss | -590 | | | 81 | O35 | | | -1416 | 131 | O85 | 22 | 42 | | | | | | | |
| 32 | Vout | -708 | | | 82 | O36 | | | -1534 | 132 | O86 | 23 | 66 | | | | | | | |
| 33 | CAP3- | -826 | | | 83 | O37 | | | -1652 | 133 | O87 | 24 | 90 | | | | | | | |
| 34 | CAP1+ | -944 | | | 84 | O38 | | | -1770 | 134 | O88 | 26 | 14 | | | | | | | |
| 35 | CAP1- | -1062 | | | 85 | O39 | | | -1888 | 135 | O89 | 27 | 38 | | | | | | | |
| 36 | CAP2+ | -1180 | | | 86 | O40 | | | -2006 | 136 | O90 | 28 | 62 | | | | | | | |
| 37 | CAP2- | -1298 | | | 87 | O41 | -298 | 6 | -2142 | 137 | O91 | 29 | 86 | | , | | | | | |
| 38 | V5 | -1416 | | | 88 | O42 | -286 | 2 | | 138 | O92 | 31 | 78 | -20 | 06 | | | | | |
| 39 | VR | -1534 | | | 89 | O43 | -273 | 8 | | 139 | O93 | | | -18 | 88 | | | | | |
| 40 | Vdd | -1652 | | | 90 | O44 | -261 | 4 | | 140 | O94 | | | -17 | 70 | | | | | |
| 41 | V1 | -1770 | | | 91 | O45 | -249 | 0 | | 141 | O95 | | | -16 | 52 | | | | | |
| 42 | V2 | -1888 | | | 92 | O46 | -236 | 6 | | 142 | O96 | | | -15 | 34 | | | | | |
| 43 | V3 | -2006 | | | 93 | O47 | -224 | 2 | | 143 | O97 | | | -14 | 16 | | | | | |
| 44 | V4 | -2124 | | | 94 | O48 | -212 | 4 | | 144 | O98 | | | -12 | 98 | | | | | |
| 45 | V5 | -2242 | | | 95 | O49 | -200 | 6 | | 145 | O99 | | | -11 | 80 | | | | | |
| 46 | 00 | -2366 | | | 96 | O50 | -188 | 8 | | 146 | O100 | | | -10 | 62 | | | | | |
| 47 | 01 | -2490 | | | 97 | O51 | -177 | 0 | | 147 | O101 | | | -9 | 44 | | | | | |
| 48 | O2 | -2614 | | | 98 | O52 | -165 | 2 | | 148 | O102 | | | -8 | 26 | | | | | |
| 49 | O3 | -2738 | | | 99 | O53 | -153 | 4 | | 149 | O103 | | | -7 | 80 | | | | | |
| 50 | O4 | -2862 | ' | 1 | 100 | O54 | -141 | 6 | ¥ | 150 | O104 | | 7 | -5 | 90 | | | | | |

5. PIN DESCRIPTION

Power Supply

| Name | I/O | Description | Number of pins |
|------------------------|--------|---|----------------|
| V _{DD} | Supply | +5V power supply. Connect to microprocessor power supply pin $V_{\mbox{CC}}.$ | 2 |
| V _{SS} | Supply | Ground | 1 |
| V1, V2 V3, V4 V5 | Supply | $ \begin{array}{c c} LCD \ driver \ supply \ voltages. \ The \ voltage \ determined \ by \ LCD \ cell \ is \ impedance-converted \ by a \ resistive \ driver \ or \ an \ operational \ amplifier \ for \ application. \ Voltages \ should \ be \ the \ following \ relationship: \ V_{DD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5 \ When \ the \ on-chip \ operating \ power \ circuit \ is \ on, \ the \ following \ voltages \ are \ given \ to \ V_1 \ to \ V_4 \ by \ the \ on-chip \ power \ circuit \ is \ on, \ the \ following \ voltages \ are \ given \ to \ V_1 \ to \ V_4 \ by \ the \ on-chip \ power \ circuit \ is \ on, \ the \ following \ voltages \ are \ given \ to \ V_1 \ to \ V_4 \ by \ the \ on-chip \ power \ circuit \ is \ on, \ the \ following \ voltages \ are \ given \ to \ V_1 \ to \ V_4 \ by \ the \ on-chip \ power \ circuit \ son, \ the \ following \ voltages \ are \ given \ to \ V_1 \ to \ V_4 \ by \ the \ on-chip \ power \ circuit \ son, \ the \ following \ voltages \ are \ given \ to \ V_1 \ to \ V_4 \ by \ the \ on-chip \ power \ circuit \ son, \ the \ following \ voltages \ are \ given \ to \ V_1 \ to \ V_4 \ by \ the \ on-chip \ power \ circuit \ son, \ the \ following \ voltages \ are \ given \ to \ V_1 \ to \ V_4 \ by \ by \ by \ son \ $ | 6 |

LCD Driver Supplies

| Name | I/O | Description | Number of pins |
|------------------|-----|---|----------------|
| CAP1+ | 0 | DC/DC voltage converter capacitor 1 positive connection | 1 |
| CAP1- | 0 | DC/DC voltage converter capacitor 1 negative connection | 1 |
| CAP2+ | 0 | DC/DC voltage converter capacitor 2 positive connection | 1 |
| CAP2– | 0 | DC/DC voltage converter capacitor 2 negative connection | 1 |
| CAP3– | 0 | DC/DC voltage converter capacitor 1 negative connection | 1 |
| V _{OUT} | I/O | DC/DC voltage converter output | 1 |
| VR | I | Voltage adjustment pin. Applies voltage between V_{DD} and V5 using a resistive divider. | 1 |

Microprocessor Interface

| Name | I/O | Description | Number of pins |
|---------------------------|-----|--|----------------|
| D0 to D7 (SI) (SCL) | I/O | 8-bit bi-directional data bus to be connected to the standard 8-bit or 16-bit microprocessor data bus. When the serial interface selects; D7: Serial data input (SI) D6: Serial clock input (SCL) | 8 |
| A0 | I | Control/display data flag input. It is connected to the LSB of micro- processor address bus. When LOW, the data on D0 to D7 is control data. When HIGH, the data on D0 to D7 is display data. | 1 |
| RES | | When $\overline{\text{RES}}$ is caused to go LOW, initialization is executed. A reset operation is performed at the $\overline{\text{RES}}$ signal level. | 1 |
| CS1 CS2 | I | Chip select input. Data input/output is enabled when -CS1 is LOW and CS2 is HIGH. When chip select is non-active, D0 to D7 will be "HZ". | 2 |
| RD (E) | Ι | When interfacing to an 8080 series microprocessor: Active LOW. This input connects the RD signal of the 8080 series microprocessor. While this signal is LOW, the S1D15300 series data bus output is enabled. When interfacing to a 6800 series microprocessor: Active HIGH. This is used as an enable clock input pin of the 6800 series microprocessor. | 1 |

| Name | I/O | | | Descr | iption | | | Number of pins | | | | | |
|-------------|-----|---|---|---------------------|------------|--------------------------------|--------------|----------------|--|--|--|--|--|
| WR (R/W) | 1 | • Write en WR is a • When in it will be R/W is L R/W = " R/W = "(| Write enable input. When interfacing to an 8080-series microprocessor, WR is active LOW. When interfacing to an 6800-series microprocessor, it will be read mode when R/W is HIGH and it will be write mode when R/W is LOW. R/W = "1":Read R/W = "0":Write | | | | | | | | | | |
| C86 | I | Microproc C86 = H C86 = L | Microprocessor interface select terminal. C86 = HIGH: 6800 series microprocessor interface C86 = LOW: 8080 series microprocessor interface | | | | | | | | | | |
| P/S | I | Serial dat | ta input/para | allel data input se | elect pin. | | | 1 | | | | | |
| | | P/S (| Chip select | Data/command | Data | Read/write | Serial clock | | | | | | |
| | | HIGH | $\overline{\text{CS1}}$, CS2 | A0 | D0-D7 | $\overline{RD}, \overline{WR}$ | — | | | | | | |
| | | LOW | $\overline{\text{CS1}}$, CS2 | A0 | SI(D7) | Write only | SCL(D6) | | | | | | |
| | | * In serial When P or LOW | | | | | | | | | | | |

LCD Driver Outputs

| Name | I/O | | | | Descript | ion | | | | | Number of pins |
|------|-----|--|--|-----------------------|----------------------------|-----------------------|----------------------|---------------------|-------------------|----------|----------------|
| M/S | I | S1D15300 se signal is outp the LCD syst the slave ope M/S = HIGH M/S = LOW The folLOWi | S1D15300 series master/slave mode select input. When a necessary signal is output to the LCD, the master operation is synchronized with the LCD system, while when a necessary signal is input to the LCD, the slave operation is synchronized with the LCD system. M/S = HIGH: Master operation M/S = LOW : Slave operation The folLOWing is provided depending on the M/S status. | | | | | | | 1 | |
| | | Model | Status | OSC circuit | Power supply circuit | CL | FR | DYO | FRS | DOF | |
| | | S1D1530*D**** | Master | Enabled | Enabled | Output | Output | Output | Output | Output | |
| | | | Slave | Disabled | Disabled | Input | Input | ΗZ | HZ | Input | |
| CL | I/O | Display clock slave mode, combination common driv M/S = HIGH M/S = LOW | Display clock input/output. When the S1D15300 series selects master/ slave mode, each CL pin is connected. When it is used in combination with the common driver, this input/output is connected to common driver YSCL pin. M/S = HIGH: Output M/S = LOW: Input | | | | | | 1 | | |
| FR | I/O | LCD AC sign slave mode, When the S1 connected to M/S = HIGH M/S = LOW | LCD AC signal input/output. When the S1D15300 series selects master/ slave mode, each FR pin is connected. When the S1D15300 series selects master mode this input/output is connected to the common driver FR pin. M/S = HIGH: Output M/S = LOW: Input | | | | | | 1 | | |
| DYO | I/O | Common driv operation and at slave oper | ve signal d connec ation. | output. T | This output common | ut is ena driver D | abled fo DIO pin. | or only a It bec | at mast omes H | er IZ | 1 |
| VS1 | 0 | Test pin. Do | n't conn | ect. | | | | | | | 1 |
| DOF | I/O | LCD blanking control input/output. When the S1D15300 series selects master/slave mode, the respective DOF pin is connected. When it is used in combination with the common driver (S1D16305), this output/ input is connected to the common driver DOFF pin. M/S = HIGH: Output M/S = LOW: Input | | | | | 1 | | | | |
| FRS | 0 | Static drive o This is enabl pin. This out | output. ed only a put beco | at master of mes HZ a | operation at slave o | and us peratio | sed toge | ether w | ith the | FR | 1 |

| Name | I/O | | Description | | | | | | |
|---------------|-----|--|----------------|-------------------|-------------------|---------|-----|--|--|
| On (SEG n) | 0 | LCD drive outp the model. | out. The f | ollowing assignme | nt is made depend | ding on | 132 | | |
| (Com n) | | | | SEG | COI | N | | | |
| | | S1D15300 | 200** | O0~O99 | O100~O131 | | | | |
| | | S1D15300I S1D15300I | D10** D15** | O16~O115 | O0~O15, O1 | 16~O131 | | | |
| | | S1D15301 | 200** | O0~O131 | | | | | |
| | | S1D15302[S1D15302] | D00** D14** | O0~O99 | O100~O131 | | | | |
| | | S1D15302 | D11** | 032~0131 | O0~O31 | | | | |
| | | S1D15303 | D15** | O8~O123 | 00~07, 012 | 24~0131 | | | |
| | | S1D15304 | D14** | 00~0123 | 0124~0131 | | | | |
| | | S1D15305 | D10** | O18~O115 | 00~017, 01 | 16~0131 | | | |
| | | SEG output. L V5 levels is se and FR signal. | | | | | | | |
| | | RAM data | FR | On output | ut voltage | - | | | |
| | | | HIGH | | V2 | - | | | |
| | | HIGH | LOW | V5 | V3 | - | | | |
| | | | HIGH | V2 | V _{DD} | - | | | |
| | | 0 | LOW | V3 | V5 | 1 | | | |
| | | Power save | - | V | DD | 1 | | | |
| | | COM output. levels is select | | | | | | | |
| | | Scan data | FR | On output voltage | • | | | | |
| | | HIGH | HIGH | V5 | - | | | | |
| | | LOW | HIGH LOW | VDD V1 V4 | - | | | | |
| | | Power save | _ | V _{DD} | | | | | |
| COMS | 0 | Indicator COM output. When it is not used, it is made open. Effective only with the S1D15300, S1D15302, S1D15303 and S1D15304, S1D15305 and "HZ" with the S1D15301. When multiple numbers of the S1D15300, S1D15302, S1D15303 and S1D15304, S1D15305 are used, the same COMS signal is output to both master and slave units. | | | | 1 | | | |

Total

172

6. FUNCTIONAL DESCRIPTION

Microprocessor Interface

Interface type selection

The S1D15300 series can transfer data via 8-bit bi-directional data buses (D7 to D0) or via serial data input (SI). When HIGH or LOW is selected for the polarity of P/S pin, either 8-bit parallel data input or serial data input can be selected as shown in Table 1. When serial data input is selected, RAM data cannot be read out.

| P/S | Туре | CS1 | CS2 | A0 | RD | WR | C86 | D7 | D6 | D0 to D5 |
|------|----------------|------------|-----|----|----|----|-----|----|-----|----------|
| HIGH | Parallel input | <u>CS1</u> | CS2 | A0 | RD | WR | C86 | D7 | D6 | D0 to D5 |
| LOW | Serial input | CS1 | CS2 | A0 | - | - | _ | SI | SCL | (HZ) |

Table 1

Parallel input

When the S1D15300 series selects parallel input (P/S = HIGH), the 8080 series microprocessor or 6800 series microprocessor can be selected by causing the C86 pin to go HIGH or LOW as shown in Table 2.

Table 2

| C86 | Туре | CS1 | CS2 | A0 | RD | WR | D0 to D7 |
|------|------------------------------|-----|-----|----|----|-----|----------|
| HIGH | 6800 micro- | CS1 | CS2 | A0 | E | R/W | D0 to D7 |
| LOW | 8080 micro- processor bus | CS1 | CS2 | A0 | RD | RW | D0 to D7 |

Data Bus Signals

The S1D15300 series identifies the data bus signal according to A0, E, R/\overline{W} , $(\overline{RD}, \overline{WR})$ signals.

| Common | 6800 processor | 8080 processor | | Function |
|--------|--------------------|----------------|----|---|
| A0 | (R/ W) | RD | WR | |
| 1 | 1 | 0 | 1 | Reads display data. |
| 1 | 0 | 1 | 0 | Writes display data. |
| 0 | 1 | 0 | 1 | Reads status. |
| 0 | 0 | 1 | 0 | Writes control data in internal register. (Command) |

Table 3

Serial Interface (P/S is low)

The serial interface consists of an 8-bit shift register and a 3-bit counter. The serial data input and serial clock input are enabled when $\overline{CS1}$ is low and CS2 is high (in chip select status). When chip is not selected, the shift register and counter are reset.

Serial data of D7, D6, ..., D0 is read at D7 in this sequence when serial clock (SCL) goes high. They are converted into 8-bit parallel data and processed on rising edge of every eighth serial clock signal.

The serial data input (S1) is determined to be the display data when A0 is high, and it is control data when A0 is low. A0 is read on rising edge of every eighth clock signal.

Figure 1 shows a timing chart of serial interface signals. The serial clock signal must be terminated correctly against termination reflection and ambient noise. Operation checkout on the actual machine is recommended.



"-" must always be HIGH or LOW.

Chip Select Inputs

The S1D15300 series has two chip select pins, $\overline{\text{CS1}}$ and CS2 and can interface to a microprocessor when $\overline{\text{CS1}}$ is low and CS2 is high. When these pins are set to any other combination, D0 to D7 are high impedance and A0, $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs are disabled.

When serial input interface is selected, the shift register and counter are reset.

Access to Display Data RAM and Internal Registers

The S1D15300 series can perform a series of pipeline processing between LSI's using bus holder of internal data bus in order to match the operating frequency of display RAM and internal registers with the microprocessor. For example, the microprocessor reads data from display RAM in the first read (dummy) cycle, stores it in bus holder, and outputs it onto system bus in the next data read cycle.

•Write

Also, the microprocessor temporarily stores display data in bus holder, and stores it in display RAM until the next data write cycle starts.

When viewed from the microprocessor, the S1D15300 series access speed greatly depends on the cycle time rather than access time to the display RAM (t_{ACC}). It shows the data transfer speed to/from the microprocessor can increase. If the cycle time is inappropriate, the microprocessor can insert the NOP instruction that is equivalent to the wait cycle setup. However, there is a restriction in the display RAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).





Busy Flag

The Busy flag is set when the S1D15300 series starts to operate. During operating, it accepts Read Status instruction only. The busy flag signal is output at pin D7 when Read Status is issued. If the cycle time (t_{cyc}) is correct, the microprocessor needs not to check the flag before issuing a command. This can greatly improve the microprocessor performance.

Initial Display Line Register

When the display RAM data is read, the display line according to

COM0 (usually, the top line of screen) is determined using register data. The register is also used for screen scrolling and page switching.

The Set Display Start Line command sets the 6-bit display start address in this register. The register data is preset on the line counter each time FR signal status changes. The line counter is incremented by CL signal and it generates a line address to allow 132-bit

EPSON

Column Address Counter

This is a 8 bit presettable counter that provides column address to the display RAM (refer to Figure 4). It is incremented by 1 when a Read/ Write command is entered. However, the counter is not incremented but locked if a non-existing address above 84H is specified. It is unlocked when a column address is set again. The Column Address counter is independent of Page Address register.

When ADC Select command is issued to display inverse display, the column address decoder inverts the relationship between RAM column address and display segment output.

Page Address Register

This is a 4-bit page address register that provides page address to the display RAM (refer to Figure 4). The microprocessor issues Set Page Address command to change the page and access to another page. Page address 8 (D3 is high, but D2, D1 and D0 are low) is

RAM area dedicate to the indicator, and display data D0 is only valid.

Display Data RAM

The display data RAM stores pixel data for LCD. It is a 65-column by 132-row (8-page by 8 bit+1) addressable array. Each pixel can be selected when page and column addresses are specified.

The time required to transfer data is very short because the microprocessor enters D0 to D7 corresponding to LCD common lines as shown in Figure 3. Therefore, multiple S1D15300 can easily configure a large display having the high flexibility with very few data transmission restriction.

The microprocessor writes and reads data to/from the RAM through I/O buffer. As LCD controller operates independently, data can be written into RAM at the same time as data is being displayed, without causing the LCD to flicker.



Display data RAM

Display on LCD

Figure 3

Relationship between display data RAM and addresses (if initial display line is 1CH):



Figure 4

Output Status Selector

The S1D15300 series except S1D15301 can set a COM output scan direction to reduce restrictions at LCD module assembly. This scan direction is set by setting "1" or "0" in the output status register D3. Fig.5 shows the status.

Fig. 5 shows the status.

| | LCD | outp | ut | O0 | | | | | O131 | | |
|-----|----------------------|------------|----|-------------|------------------|--------|--------|-----------|----------------|--|--|
| | ADC | "0 | " | 0 (H) — | | - | | | → 83 (H) | | |
| | (D0) | "1 | " | 83 (H) 🗲 | 83 (H) ← | | | | ← 0 (H) | | |
| | | | | | Display data RAM | | | | | | |
| | | | D3 | | | | | | | | |
| C11 | SEC | | | SEG | 100 | | СОМ0 | COM31 | | | |
| 311 | 1 SEG100 | | | 100 | | COM31 | COM0 | | | | |
| S1D |)15300D1 | 10** | 0 | COM150 | | | • | COM1631 | | | |
| S1D | 015300D ² | 15** | 1 | COM1631 | | | SEG100 | | COM150 | | |
| S1D | 015301D0 |)0** | _ | SEG132 | | | | | | | |
| S1D | 015302D0 |)0** | 0 | | SEG | 100 | | COM0 | COM31 | | |
| S1D | 015302D1 | 14** | 1 | | SEG | 100 | | COM31 CON | | | |
| 045 | 152020 | 14 | 0 | COM31 | 0 | | SEC | G100 | | | |
| 511 | J15302D | 11** | 1 | COM0 | 31 | | SEC | G100 | | | |
| 045 | AE202D/ | 1 E starte | 0 | COM70 | | | SEG116 | | COM815 | | |
| 511 | 15303D | 13** | 1 | COM815 | | | SEG116 | | COM70 | | |
| 045 | | 1.4.1.1. | 0 | | | SEG124 | | | | | |
| 511 | S1D15304D14** | | 1 | SEG124 COM7 | | | | | COM70 | | |
| 045 | | 10.00 | 0 | COM170 | | | SEG98 | | COM1833 | | |
| 211 | S1D15305D10** | | 1 | COM1633 | | | SEG98 | | COM170 | | |

The COMS pin is assigned to COM32 on S1D15300 and it is assigned to COM64 on S1D15302 independent from their output status. The COMS pin of the S1D15303 is assigned to COM16 the COMS pin of the S1D15304 is assigned to COM8 and the COMS pin of the S1D15305 is assigned to COM34.

Figure 5 shows the COM output pin numbers of S1D15302D00** and S1D15302D11** in the master mode. In the slave mode, COM0 to COM31 must be replaced by COM32 to COM63.



Display Timing Generator

This section explains how the display timing generator circuit operates.

Signal generation to line counter and display data latch circuit

The display clock (CL) generates a clock to the line counter and a latch signal to the display data latch circuit.

The line address of the display RAM is generated in synchronization with the display clock. 132-bit display data is latched by the display data latch circuit in synchronization with the display clock and output to the segment LCD drive output pin.

The display data is read to the LCD drive circuit completely independent of access to the display data RAM from the microprocessor.

LCD AC signal (FR) generation

The display clock generates an LCD AC signal (FR). The FR causes the LCD drive circuit to generate a AC drive waveform. It generates a 2-frame AC drive waveform. When the S1D15300 is operated in slave mode on the assumption of multi-chip, the FR pin and CL pin become input pins.

Common timing signal generation

The display clock generates an internal common timing signal and a start signal (DYO) to the common driver. A display clock resulting from frequency division of an oscillation clock is output from the CL pin.

When an AC signal (FR) is switched, a high pulse is output as a DYO output at the training edge of the previous display clock.

Refer to Fig. 6. The DYO output is output only in master mode. When the S1D15300 series is used for multi-chip, the slave requires to receive the FR, CL, DOF signals from the master. Table 4 shows the FR, CL, DYO and DOF status.

| - | _ | ~ | | | _ |
|---|----|---|----|---|---|
| ٦ | ٢2 | h | le | 4 | |

| | | | - | | |
|---------------|----------------|--------|--------|--------|--------|
| Model | Operation mode | FR | CL | DYO | DOF |
| S1D1530*D**** | Master | Output | Output | Output | Output |
| | Slave | Input | Input | Hz | Input |

HZ denotes a high-impedance status.

Example of S1D15300D00B* 1/33 duty





Display Data Latch Circuit.

This circuit temporarily stores (or latches) display data (during a single common signal period) when it is output from display RAM to LCD panel driver circuit. This latch is controlled by Display in normal/in reverse Display ON/OFF and Static All-display on commands. These commands do not alter the data.

LCD Driver

This is a multiplexer circuit consisting of 133 segment outputs to generate four-level LCD panel drive signals. The LCD panel drive voltage is generated by a specific combination of display data, COM scan signal, and FR signal. Figure 8 gives an example of SEG and COM output waveforms.

Oscillator Circuit

This is an oscillator having a complete built-in type CR, and its output is used as the display timing signal source or as the clock for voltage booster circuit of the LCD power supply.

The oscillator circuit is available in master mode only.

The oscillator signal is divided and output as display clock at CL pin.

Power Supply Circuit

The power supply circuit generates voltage to drive the LCD panel at low power consumption, and is available in S1D15300 master mode only. The power supply circuit consists of a voltage booster voltage regulator, and LCD drive voltage follower.

The power supply circuit built in the S1D15300 series is set for a small-scale LCD panel and is inappropriate to a large-pixel panel and a large-display-capacity LCD panel using multiple chips. As the large LCD panel has the dropped display quality due to a large load capacity, it must use an external power source.

The power circuit is controlled by Set Power Control command. This command sets a three-bit data in Power Control register to select one of eight power circuit functions. The external power supply and part of internal power circuit functions can be used simultaneously. The following explains how the Set Power Control command works.

[Control by Set Power Control command]

D2 turns on when triple booster control bit goes high, and D2 turns off when this bit goes low.

D1 turns on when voltage regulator control bit goes high, and D1 turns off when this bit goes low.

D0 turns on when voltage follower control bit goes high, and D0 turns off when this bit goes low.

[Practical combination examples]

- Status 1: To use only the internal power supply.
- Status 2: To use only the voltage regulator and voltage follower.
- Status 3: To use only the voltage follower. input the external voltage as V5=Vout.

Status 4: To use only an external power supply because the internal power supply does not operate.

- * The voltage booster terminals are CAP1+, CAP1-, CAP2+, CAP2and CAP3-.
- * Combinations other than those shown in the above table are possible but impractical.

| | D2 D1 D0 | Voltage booster | Voltage regulator | Voltage follower | External voltage input | Voltage booster terminal | Voltage regulator terminal |
|---|----------|--------------------|-------------------|---------------------|------------------------|-----------------------------|-------------------------------|
| 1 | 1 1 1 | ON | ON | ON | | Used | Used |
| 2 | 0 1 1 | OFF | ON | ON | V _{OUT} | OPEN | Used |
| 3 | 0 0 1 | OFF | OFF | ON | V_5 | OPEN | OPEN |
| 4 | 0 0 0 | OFF | OFF | OFF | V_1 to V_5 | OPEN | OPEN |

Booster circuit

If capacitors C1 are inserted between CAP1+ and CAP1-, between CAP2+ and CAP2-, CAP1+ and CAP3- and VSS and VOUT, the potential between VDD and VSS is boosted to quadruple toward the negative side and it is output at VOUT.

For triple boosting, remove only capacitor C1 between CAP+1 and CAP3- from the connection of quadruple boosting operation and jumper between CAP3- and VOUT. The triple boosted voltage appears at VOUT (CAP3-).

For double boosting, remove only capacitor C1 between CAP2+ and CAP2- from the connection of triple boosting operation, open CAP+2 and jumper between CAP2- and VOUT (CAP3-). The double boosted voltage appears at VOUT (CAP3-, CAP2-).

For quadruple boosting, set a VSS voltage range so that the voltage at VOUT may not exceed the absolute maximum rating.

As the booster circuit uses signals from the oscillator circuit, the oscillator circuit must operate.

Subsection 10.1.1 gives an external wiring example to use master and slave chips when on-board power supply is active.



Voltage regulator circuit

The boosting voltage occurring at V_{OUT} is sent to the voltage regulator and the V_5 liquid crystal display (LCD) driver voltage is output. This V_5 voltage can be determined by the following equation when resistors Ra and Rb (R1, R2 and R3) are adjusted within the range of $|V5| < |V_{OUT}|$.





 V_{REG} is the constant voltage source of the IC, and in case of Type 1, it is constant and $V_{REG} = -2.55$ V (if V_{DD} is 0 V). In case of Type 2, $V_{REG} = V_{SS}$ (V_{DD} basis). To adjust the V_5 output voltage, insert a variable resistor between V_R , V_{DD} and V_5 as shown. A combination of R1 and R3 constant resistors and R2 variable resistor is recommended for fine-adjustment of V_5 voltage.

Setup example of resistors R1, R2 and R3:

When the Electronic Volume Control Function is OFF (electronic volume control register values are (D4,D3,D2,D1,D0)=(0,0,0,0)):

$$V_{5} = \frac{(1 + R3 + R2 - \Delta R2)}{R1 + \Delta R2} V_{REG} \dots 0$$
(As $I_{REF} = 0 A$)
• $R1 + R2 + R3 = 5M\Omega$
(2)
(Determined by the current passing between V_{DD} and V_{5})
• Variable voltage range by $R2 \quad V_{5} = -6 \text{ to } -10 \text{ V}$
(Determined by the LCD characteristics)
 $\Delta R2 = O\Omega, V_{REG} = -2.55V$

 $\begin{array}{l} \mbox{To obtain } V_5 = -10 \mbox{ V, from equation } @: \\ R2 + R3 = 2.92 \times R1 \hdots R2 = R2, \mbox{ V}_{REG} = -2.55 \mbox{ V} \\ \mbox{To obtain } V_5 = -6 \mbox{ V, from equation } @: \\ 1.35 \times (R1 + R2) = R3 \hdots @ \end{tabular}$

From equations (2), (3) and (4): R1=1.27M Ω R2=0.85M Ω R3=2.88M Ω

The voltage regulator circuit has a temperature gradient of approximately -0.2%/°C as the V_{REG} voltage. To obtain another temperature gradient, use the Electronic Volume Control Function for software processing using the MPU.

As the V_R pin has a high input impedance, the shielded and short lines must be protected from a noise interference.

Voltage regulator using the Electronic Volume Control Function

The Electronic Volume Control Function can adjust the intensity (brightness level) of liquid crystal display (LCD) screen by command control of V_5 LCD driver voltage.

This function sets five-bit data in the electronic volume control register, and the V_5 LCD driver voltage can be one of 32-state voltages.

To use the Electronic Volume Control Function, issue the Set Power Control command to simultaneously operate both the voltage regulator circuit and voltage follower circuit.

Also, when the boosting circuit is off, the voltage must be supplied from $V_{\rm OUT}$ terminal.

When the Electronic Volume Control Function is used, the V_5 voltage can be expressed as follows:

$$V_5 = (1 + \frac{Rb}{Ra}) V_{REG} + Rb \times \Delta I_{REF} \dots$$
 (5)

Variable voltage range

The increased V₅ voltage is controlled by use of I_{REF} current source of the IC. (For 32 voltage levels, $\Delta I_{REF} = I_{REF}/31$)

The minimum setup voltage of the V_5 absolute value is determined by the ratio of external Ra and Rb, and the increased voltage by the Electronic Volume Control Function is determined by resistor Rb. Therefore, the resistors must be set as follows:

1) Determine Rb resistor depending on the V₅ variable voltage range by use of the Electronic Volume Control.

$$Rb = \frac{V_5 \text{ variable voltage range}}{I_{REF}}$$

2) To obtain the minimum voltage of the V_5 absolute value, determine Ra using the Rb of Step 1) above.

$$Ra = \frac{Rb}{\frac{V_5}{V_{REG}} - 1} \qquad \{V_5 = (1 + Rb/Ra) \times V_{REG}\}$$

The S1D15300 series have the built-in V_{REG} reference voltage and I_{REF} current source which are constant during voltage variation. However, they may change due to the variation occurring in IC manufacturing and due to the temperature change as shown below. Consider such variation and temperature change, and set the Ra and Rb appropriate to the LCD used.

$$\begin{array}{ll} V_{REG} = -2.55 V \pm 0.20 V \mbox{ (Type1)} & V_{REG} = -0.2\%/^{\circ} C \\ V_{REG} = V_{SS} \mbox{ (V_{DD} basis)} \mbox{ (Type2)} & V_{REG} = -0.00\%/^{\circ} C \\ I_{REF} = -3.2 \mu A \pm 40\% \mbox{ (For 16 levels)} & I_{REF} = 0.023 \mu A/^{\circ} C \\ -6.5 \mu A \pm 40\% \mbox{ (For 32 levels)} & 0.052 \mu A/^{\circ} C \\ \end{array}$$

Ra is a variable resistor that is used to correct the V_5 voltage change due to V_{REG} and I_{REF} variation. Also, the contrast adjustment is recommended for each IC chip.

Before adjusting the LCD screen contrast, set the electronic volume control register values to (D4,D3,D2,D1,D0)=(1,0,0,0,0) or (0,1,1,1,1) first.

When not using the Electronic Volume Control Function, set the register values to (D4,D3,D2,D1,D0)=(0,0,0,0) by sending the RES signal or the Set Electronic Volume Control Register command.

Setup example of constants when Electronic Volume Control Function is used:

| V5 maximum voltage: | $V_5 = -6 V$ (Electronic volume control |
|--|--|
| | register values $(D4,D3,D2,D1,D0) =$ |
| | (0,0,0,0,0)) |
| V ₅ minimum voltages: | $V_5 = -10 V$ (Electronic volume control |
| | register values (D4,D3,D2,D1,D0) = |
| | (1,1,1,1,1)) |
| V ₅ variable voltage range: | 4 V |
| Variable voltage levels: | 32 levels |
| | |

1) Determining the Rb:

$$R3 = \frac{V_5 \text{ variable voltage range}}{|I_{REF}|} = \frac{4V}{6.5\mu A} \frac{Rb = 625K\Omega}{Rb = 625K\Omega}$$

2) Determining the Ra:

$$Ra = \frac{Rb}{\frac{V_{5}max}{V_{REG}} - 1} = \frac{\frac{625k\Omega}{-6V}}{\frac{-6V}{-2.55V} - 1}$$

$$Ra = 462K\Omega$$

Ta=25°C

$$V_{5}max = (1+Rb/Ra) \times V_{REG}$$

= (1+625k/442k) × (-2.55V)
= -6.0V
$$V_{5}min = V_{5}max + Rb \times I_{REF}$$

= -6V + 625k × (-6.5µA)
= -10.0V



According to the V₅ voltage and temperature change, equation \Im can be as follows (if $V_{DD} = 0$ V reference):

$$\begin{aligned} &\Gamma a=-10^{\circ}C \\ &V_{5}max = (1+Rb/Ra) \times V_{REG} (Ta=-10^{\circ}C) \\ &= (1+625k/462k) \times (-2.55V) \\ &\times \{1+(-0.2\%)^{\circ}C) \times (-10^{\circ}C-25^{\circ}C)\} \\ &= -6.42V \\ &V_{5}min = V_{5}max + Rb \times I_{REF} (Ta=-10^{\circ}C) \\ &= -6.42V + 625k \\ &\times \{-6.5\mu A+(0.052\mu A/^{\circ}C) \times (-10^{\circ}C-25^{\circ}C)\} \\ &= -11.63V \end{aligned}$$

$$\begin{array}{l} \times \{1+(-0.2\%)^{\circ}\text{C}) \times (50^{\circ}\text{C}-25^{\circ}\text{C})\} \\ = -5.7\text{V} \\ \text{V}_{5}\text{min} = \text{V}_{5}\text{max} + \text{Rb} \times \text{I}_{\text{REF}} \qquad (\text{Ta}=50^{\circ}\text{C}) \\ = -5.7\text{V} + 625\text{k} \\ \times \{-6.5\mu\text{A}+(0.052\mu\text{A}/^{\circ}\text{C}) \times (50^{\circ}\text{C}-25^{\circ}\text{C})\} \\ = -8.95\text{V} \end{array}$$

The margin must also be determined in the same procedure given above by considering the V_{REG} and I_{REF} variation. This margin calculation results show that the V_5 center value is affected by the V_{REG} and I_{REF} variation. The voltage setup width of the Electronic Volume Control depends on the I_{REF} variation. When the typical value of 0.2 V/step is set, for example, the maximum variation range of 0.12 to 0.28 V must be considered.

In case of Type 2, it so becomes that $V_{REG} = V_{SS}$ (V_{DD} basis) and there is no temperature gradient. However, I_{REF} carries the same temperature characteristics as with Type 1.

Command Sequence when Built-in Power Supply is Turned OFF

To turn off the built-in power supply, follow the command sequence as shown below to turn it off after making the system into the standby mode.



Voltage generator circuit

1–1 Power set command when the built-in power supply is used (triple boosting) (D2, D1, D0) = (1, 1, 1)



(D2, D1, D0) = (0, 1, 1)





| Reference setup value: | S1D15300 | $V_5 = -7 \text{ to } -9 \text{ V}$ |
|------------------------|----------|--------------------------------------|
| - | S1D15301 | $V_5 \neq -11$ to -13 V (variable) |
| | S1D15302 | $V_5 = -11$ to -13 V (variable) |

| | SED1530 | SED1531 | SED1532 |
|----------------------|---------------------------|---------------------------|----------------------------|
| C1 | 1.0~4.7 uF | 1.0~4.7 uF | 1.0~4.7 uF |
| C2 | 0.22~0.47 uF | 0.47~1.0 uF | 0.47~1.0 uF |
| R1 | 700 KΩ | 1 MΩ | 1 MΩ |
| R2 | 200 ΚΩ | 200 ΚΩ | 200 ΚΩ |
| R3 | 1.6 MΩ | $4 \mathrm{M}\Omega$ | $4 \text{ M}\Omega$ |
| LCD SIZE | $16 \times 50 \text{ mm}$ | $32 \times 64 \text{ mm}$ | $32 \times 100 \text{ mm}$ |
| DOT CONFIGURATION | 32×100 | 64 × 128 | 64 × 200 |

1: As the input impedance of VR is high, a noise protection using short wire and cable shield is required.

*2: C1 and C2 depend on the capacity of the LCD panel to be driven. Set a value so that the LCD drive voltage may be stable.

[Setup example]

Turn on the voltage regulator and voltage follower and give an external voltage to VOUT. Display a horizontal-stripe LCD heavy load pattern and determine C2 so that the LCD drive voltage (V1 to V5) may be stable. However, the capacity value of C2 must be all equal. Next, turn on all the on-board power supplies and determine C1.

*3: LCD SIZE means the length and breadth of the display portion of the LCD panel.

| Model | LCD drive voltage |
|----------|-------------------|
| S1D15300 | 1/5 or 1/6 bias |
| S1D15301 | 1/6 or 1/8 bias |
| S1D15302 | |

* Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.

Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

- 1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
- 2. Suppress the resistance connecting to the power supply pin of the driver chip.
- 3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between VOUT and VSS2) of this IC are being switched over by use of the transistor with very low ON-resistance of about 10Ω . However, when installing the COG,

Reset Circuit

When the RES input goes low, this LSI is initialized.

Initialized status

- 1. Display OFF
- 2. Normal display
- 3. ADC select: Normal display (ADC command D0 = low)
- 4. Read modify write OFF
- 5. Power control register (D2, D1, D0) = (0, 0, 0)
- 6. Register data clear in serial interface
- LCD power supply bias ratio 1/6 (S1D15300), 1/8 (S1D15301, SE1D15302)
- 8. Static indicator: OFF
- 9. Display start line register set at line 1
- 10. Column address counter set at address 0
- 11. Page address register set at page 0
- 12. Output status register (D3) = (0)
- 13. Electronic control register set at 0
- 14. Test command OFF

As seen in 11. Microprocessor Interface (Reference Example), connect the $\overline{\text{RES}}$ pin to the reset pin of the microprocessor and initialize the microprocessor at the same time.

In case the S1D15300 series does not use the internal LCD power supply circuit, the $\overline{\text{RES}}$ must be low when the external LCD power supply is turned on.

When $\overline{\text{RES}}$ goes low, each register is cleared and set to the above initialized status. However, it has no effect on the oscillator circuit and output pins (FR, CL, DYO, D0 to D7).

The initialization by RES pin signal is always required during power-on. If the control signal from the MPU is HZ, an overcurrent may flow through the IC. A protection is required to prevent the HZ signal at the input pin during power-on.

Be sure to initialize it by $\overline{\text{RES}}$ pin when turning on the power supply. When the reset command is used, only parameters 8 to 14 in the above initialization are executed.

the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability. Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.

2. Connection of the smoothing capacitors for the liquid crystal drive

The smoothing capacitors for the liquid crystal driving potentials (V1. V2, V3 and V4) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause non-conformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally. Reference value of the resistance is $100k\Omega$ to $1M\Omega$.

Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.

Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 1.



Exemplary connection diagram 2.





Figure 8

7. COMMANDS

The S1D15300 series uses a combination of A0, \overline{RD} (E) and \overline{WR} (R/ \overline{W}) signals to identify data bus signals. As the chip analyzes and executes each command using internal timing clock only regardless of external clock, its processing speed is very high and its busy check is usually not required. The 8080 series microprocessor interface enters a read status when a low pulse is input to the \overline{RD} pin and a write status when a low pulse is input to the \overline{WR} pin. The 6800 series microprocessor interface enters a read status when a high pulse is input to the R/\overline{W} pin and a write status when a low pulse is input to this pin. When a high pulse is input to the E pin, the command is activated. (For timing, see Timing Characteristics.) Accordingly, in the command explanation and command table, \overline{RD} (E) becomes 1 (high) when the 6800 series microprocessor interface reads status or display data. This is an only different point from the 8080 series microprocessor interface.

Taking the 8080 series microprocessor interface as an example, commands will be explained below.

When the serial interface is selected, input data starting from D7 in sequence.

(1) Display ON/OFF

Alternatively turns the display on and off.

| | E | R/W | | | | | | | | |
|----|----|-----|----|----|----|----|----|----|----|----|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

The display turns off when D goes low, and it turns on when D goes high.

(2) Start Display Line

Specifies line address (refer to Figure 4) to determine the initial display line, or COM0. The RAM display data becomes the top line of LCD screen. It is followed by the higher number of lines in ascending order, corresponding to the duty cycle. When this command changes the line address, the smooth scrolling or page change takes place.

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----------------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 0 | 1 | A5 | A4 | A3 | A2 | A1 | A0 |

 \leftarrow

| A5 | A4 | A3 | A2 | A1 | A0 | Line address |
|----|----|----|----|----|----|--------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| | | | : | | | : |
| 1 | 1 | 1 | 1 | 1 | 0 | 62 |
| 1 | 1 | 1 | 1 | 1 | 1 | 63 |

High-order bit

(3) Set Page Address

Specifies page address to load display RAM data to page address register. Any RAM data bit can be accessed when its page address and column address are specified. The display remains unchanged even when the page address is changed. Page address 8 is the display RAM area dedicate to the indicator, and only D0 is valid for data change.

| A0 | Ē RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|------|------|-----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | A3 | A2 | A1 | A0 |
| | | | | | | | | | _ | |
| A3 | A | 2 | A1 | A0 | | Page | Addr | ess | | |
| 0 | C |) | 0 | 0 | | | 0 | | | |
| 0 | C |) | 0 | 1 | | | 1 | | | |
| 0 | C |) | 1 | 0 | | | 2 | | | |
| 0 | C |) | 1 | 1 | | | 3 | | | |
| 0 | 1 | | 0 | 0 | | | 4 | | | |
| 0 | 1 | | 0 | 1 | | | 5 | | | |

0

1

0

(4) Set Column Address

1

1

0

1

1

0

0

0

1

Specifies column address of display RAM. Divide the column address into 4 higher bits and 4 lower bits. Set each of them succession. When the microprocessor repeats to access to the display RAM, the column address counter is incremented by 1 during each access until address 132 is accessed. The page address is not changed during this time.

6

7

8

| | A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-------------|----|---------|-----------|----|----|----|----|----|----|----|----|
| Higher bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 |
| Lower bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | A3 | A2 | A1 | A0 |

| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
|----|----|----|----|----|----|----|----|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | : | | | | | : |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 131 |

(5) Read Status

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|------|-----|--------|-------|----|----|----|----|
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

- BUSY: When high, the S1D15206 series is busy due to internal operation or reset. Any command is rejected until BUSY goes low. The busy check is not required if enough time is provided for each cycle.
- ADC: Indicates the relationship between RAM column address and segment drivers. When low, the display is normal and column address "131-n" corresponds to segment driver n. When high, the display is reversed and column address n corresponds to segment driver n.
- ON/OFF: Indicates whether the display is on or off. When goes low, the display turns on. When goes high, the display turns off. This is the opposite of Display ON/OFF command.
- RESET: Indicates the initialization is in progress by $\overline{\text{RES}}$ signal or by Reset command. When low, the display is on. When high, the chip is being reset.

(6) Write Display Data Writes 8-bit data in display RAM. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to write data of multiple words.

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----------------|-----------|----|----|----|---------|-----|----|----|----|
| 1 | 1 | 0 | | | W | rite da | ata | | | |

(7) Read Display Data

Reads 8-bit data from display RAM area specified by column address and page address. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to read data of multiple words. A single dummy read is required immediately after column address setup. Refer to the display RAM section of FUNCTIONAL DESCRIPTION for details. Note that no display data can be read via the serial interface.

| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|-------|-----|----|----|----|
| 1 | 0 | 1 | | | Re | ad da | ata | | | |

(8) ADC Select

Changes the relationship between RAM column address and segment driver. The order of segment driver output pins can be reversed by software. This allows flexible IC layout during LCD module assembly. For details, refer to the column address section of Figure 4. When display data is written or read, the column address is incremented by 1 as shown in Figure 4.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

When D is low, the right rotation (normal direction). When D is high, the left rotation (reverse direction).

(9) Normal/Reverse Display

Reverses the Display ON/OFF status without rewriting the contents of the display data RAM.

| | E | R/W | | | | | | | | |
|----|----|-----|----|----|----|----|----|----|----|----|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | D |

When D is low, the RAM data is high, being LCD ON potential (normal display).

When D is high, the RAM data is low, being LCD ON potential (reverse display).

(10) Entire Display ON

Forcibly turns the entire display on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held.

This command has priority over the Normal/Reverse Display command. When D is low, the normal display status is provided.

| | E | R/W | | | | | | | | |
|----|----|-----|----|----|----|----|----|----|----|----|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |

When D is high, the entire display ON status is provided. If the Entire Display ON command is executed in the display OFF status, the LCD panel enters Power Save mode. Refer to the Power Save section for details.

(11) Set LCD Bias

Selects a bias ratio of the voltage required for driving the LCD. This command is enabled when the voltage follower in the power supply circuit operates.

(The LCD bias setting command is invalid for the S1D15303 and S1D15304. They are being fixed to the 1/5 bias.)

| | E | R/W | | | | | | | | |
|----|----|-----|----|----|----|----|----|----|----|----|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | D |

The potential V5 is resistively divided inside the IC to produce potentials V1, V2, V3 and V4 which are necessary to drive the LCD. The bias ratio can be selected using the LCD bias setting command. (The S1D15303 and S1D15304 are fixed to 1/5 bias.)

Moreover, the potentials V1, V2, V3 and V4 are converted in the impedance and supplied to the LCD drive circuit.

| Model | Bias ratio of LCD power supply | | | | |
|----------|--------------------------------|--|--|--|--|
| S1D15300 | 1/5 bias or 1/6 bias | | | | |
| S1D15301 | 1/6 bios or $1/9$ bios | | | | |
| S1D15302 | T/O DIAS OF T/O DIAS | | | | |
| S1D15303 | 1/E biog | | | | |
| S1D15304 | 1/5 blas | | | | |

(12) Read-Modify-Write

A pair of Read-Modify-Write and End commands must always be used. Once Read-Modify-Write is issued, column address is not incremented by Read Display Data command but incremented by Write Display Data command only. It continues until End command is issued. When the End is issued, column address returns to the address when Read-Modify-Write was issued. This can reduce the microprocessor load when data of a specific display area is repeatedly changed during cursor blinking or others.

| | E | R/W | | | | | | | | |
|----|----|-----|----|----|----|----|----|----|----|----|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

- Note: Any command except Read/Write Display Data and Set Column Address can be issued during Read-Modify-Write mode.
- Cursor display sequence


(13) End

Cancels Read-Modify-Write mode and returns column address to the original address (when Read-Modify-Write was issued).



(14) Reset

Resets the Initial Display Line register, Column Address counter, Page Address register, and output status selector circuit to their initial status. The Reset command does not affect on the contents of display RAM. Refer to the Reset circuit section of FUNCTIONAL DESCRIPTION.

| | | Е | R/W | | | | | | | | |
|---|---|----|-----|----|----|----|----|----|----|----|----|
| A | 0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 |) | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The Reset command cannot initialize LCD power supply. Only the Reset signal to the $\overline{\text{RES}}$ pin can initialize the supplies.

(15) Output Status Select Register

Applicable to the S1D15300 and S1D15302. When D is high or low, the scan direction of the COM output pin is selectable. Refer to Output Status Selector Circuit in Functional Description for details.

| | E | R/W | | | | | | | | |
|----|----|-----|----|----|----|----|----|----|----|----|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | D | * | * | * |

D: Selects the scan direction of COM output pin * : Invalid bit

* : Invalid bit

(16) Set Power Control

Selects one of eight power circuit functions using 3-bit register. An external power supply and part of on-chip power circuit can be used simultaneously. Refer to Power Supply Circuit section of FUNCTIONAL DESCRIPTION for details.

| A0 | E RD | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|---------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | A2 | A1 | A0 |

When A0 goes low, voltage follower turns off. When A0 goes high, it turns on.

When A1 goes low, voltage regulator turns off. When A1 goes high, it turns on.

When A2 goes low, voltage booster turns off. When A2 goes high, it turns on.

(17) Set Electronic Control

Adjusts the contrast of LCD panel display by changing V5 LCD drive voltage that is output by voltage regulator of on-board power supply.

This command selects one of 32 V5 LCD drive voltages by storing data in 5-bit register. The V5 voltage adjusting range should be determined depending on the external resistance. Refer to the Voltage Regulator section of FUNCTIONAL DESCRIPTION for details.

| A0 | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 0 | A4 | A3 | A2 | A1 | A0 |

| D4 | D3 | D2 | D1 | D0 | V5 | | | | |
|-----|---|----|----|----|--------------|--|--|--|--|
| 0 | 0 | 0 | 0 | 0 | LOW | | | | |
| 0 | 0 | 0 | 0 | 1 | | | | | |
| 0 | 0 | 0 | 1 | 0 | | | | | |
| | | : | | | \downarrow | | | | |
| 1 | 1 | 1 | 0 | 1 | | | | | |
| 1 | 1 | 1 | 1 | 0 | | | | | |
| 1 | 1 | 1 | 1 | 1 | HIGH | | | | |
| Set | Set register to $(D/D3 D2 D1 D0) = (0.0.0.0)$ to suppress elec- | | | | | | | | |

Set register to (D4,D3,D2,D1,D0)=(0,0,0,0,0) to suppress electronic control function.

(18) Static Indicator

This command turns on or off static drive indicators. The indicator display is controlled by this command only, and it is not affected by the other display control commands. Either FR or FRS terminal is connected to either of static indicator LCD drive electrodes, and the remaining terminal is connected to another electrode. When the indicator is turned on, the static drive operates and the indicator blinks at an interval of approximately one second. The pattern separation between indicator electrodes are dynamic drive electrodes is recommended. A closer pattern may cause an LCD and electrode deterioration.

| | E | R/W | | | | | | | | |
|----|----|-----|----|----|----|----|----|----|----|----|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | D |

D 0: Static indicator OFF 1: Static indicator ON

(19) Power Save (Compound Command)

When all displays are turned on during indicator off, the Power Save command is issued to greatly reduce the current consumption.

If the static indicators are off, the Power Save command sleeps the system. If on, this command stands by the system.

Release the Sleep mode using the both Power Save OFF command (Indicator ON command or All Indicator Displays OFF command) and Static Indictor ON command.

Release the Standby mode using the Power Save OFF command (Indicator ON command or All Indicator Displays OFF command).



S1D15300 Series

Sleep mode

This mode stops every operation of the LCD display system, and can reduce current consumption nearly to a static current value if no access is made from the microprocessor. The internal status in the sleep mode is as follows:

- (1) Stops the oscillator circuit and LCD power supply circuit.
- (2) Stops the LCD drive and outputs the VDD level as the segment/common driver output.
- (3) Holds the display data and operation mode provided before the start of the sleep mode.
- (4) The MPU can access to the built-in display RAM.

Standby mode

Stops the operation of the duty LCD display system and turns on only the static drive system to reduce current consumption to the minimum level required for static drive.

The ON operation of the static drive system indicates that the S1D15300 series is in the standby mode. The internal status in the standby mode is as follows:

- (1) Stops the LCD power supply circuit.
- (2) Stops the LCD drive and outputs the VDD level as the segment/common driver output. However, the static drive system operates.
- (3) Holds the display data and operation mode provided before the start of the standby mode.
- (4) The MPU can access to the built-in display RAM. When the RESET command is issued in the standby mode, the sleep mode is set.

When the LCD drive voltage level is given by an external resistive driver, the current of this resistor must be cut so that it may be fixed to floating or VDD level, prior to or concurrently with causing the S1D15300 series to go to the sleep mode or standby mode.

When an external power supply is used, likewise, the function of this external power supply must be stopped so that it may be fixed to floating or VDD level, prior to or concurrently with causing the S1D15300 series to go to the sleep mode or standby mode.

When the common driver S1D16305 or S1D16501 is combined with the S1D15301 in the configuration, the DOF pin of the S1D15301 must be connected to the DOFF pin of the S1D16305 or S1D16501.

(20) Test Command

This is the dedicate IC chip test command. It must not be used for normal operation. If the Test command is issued erroneously, set the -RES input to low or issue the Reset command to release the test mode.

| | E | R/W | | | | | | | | |
|----|----|-----|----|----|----|----|----|----|----|----|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * |

* : Invalid bit

Cautions: The S1D15300 Series holds an operation status specified by each command. However, the internal operation status may be changed by a high level of ambient noise. It must be considered to suppress the noise on the its package and system or to prevent an ambient noise insertion. To prevent a spike noise, a built-in software for periodical status refreshment is recommended to use.

> The test command can be inserted in an unexpected place. Therefore, it is recommended to enter the test mode reset command F0h during the refresh sequence.

| Command | | | | | | Code | | | | | | Function | |
|---|----|----|----|-------|--------|-------|--------|--------------|----------------|------------|--------|--|--|
| Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function | |
| (1) Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | Turns on LCD panel when goes high, and turns off when goes low. | |
| (2) Initial Display Line | 0 | 1 | 0 | 0 | 1 | Start | displa | ay ado | dress | | | Specifies RAM display line for COM0. | |
| (3) Set Page Address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Pag | e add | ress | | Sets the display RAM page in Page Address register. | |
| (4) Set Column Address 4 higher bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | High addr | er colu ess | umn | | Sets 4 higher bits of column address of display RAM in register | |
| (4) Set Column Address 4 lower bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Lowe | er colu ess | imn | | Sets 4 lower bits of column address of display RAM in register | |
| (5) Read Status | 0 | 0 | 1 | Statu | IS | | | 0 | 0 | 0 | 0 | Reads the status information. | |
| (6) Write Display Data | 1 | 1 | 0 | Write | e data | | | | | | | Writes data in display RAM. | |
| (7) Read Display Data | 1 | 0 | 1 | Read | l data | | | | | | | Reads data from display RAM. | |
| (8) ADC Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Sets normal relationship between RAM column address and seg- ment driver when low, but re- verses the relationship when high. | |
| (9) Normal/Reverse Display | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 | Normal indication when low, but full indication when high. | |
| (10) Entire Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Selects normal display (0) or Entire Display ON (1). | |
| (11) Set LCD Bias | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | Sets LCD drive voltage bias ratio. | |
| (12) Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments Column Address counter during each write when high and during each read when low. | |
| (13) End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases the Read-Modify-Write. | |
| (14) Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Resets internal functions. | |
| (15) Set Output Status Register | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | Selects COM output scan direction. * Invalid data | |
| (16) Set Power Control | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | Oper statu | ation s | | Selects the power circuit operation mode. | |
| (17) Set Electronic Control Register | 0 | 1 | 0 | 1 | 0 | 0 | Elect | tronic | contro | ol valu | е | Sets V5 output voltage to Elec- tronic Control register. | |
| (18) Set Standby | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 1 | Selects standby status. 0: OFF 1: ON | |
| (19) Power Save | - | - | - | _ | - | - | - | - | - | — | - | Compound command of display OFF and entire display ON | |
| (20) Test Command | 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * | IC Test command. Do not use! | |
| (21) Test Mode Reset | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Command of test mode reset | |

Note: Do not use any other command, or the system malfunction may result.

8. COMMAND SETTING (For Refrence)

Instruction Setup Examples

Initial setup

- Note: As power is turned on, this IC outputs non-LCD-drive potentials $V_2 V_6$ from SEG terminal (generates output for driving the LCD) and $V_1 V_4$ from COM terminal (also used for generating the LCD drive output). If charge remains on the smoothing capacitor being inserted between the above LCD driving terminals, the display screen can be blacked out momentarily. In order to avoid this trouble, it is recommended to employ the following powering on procedure.
- When the built-in power is used immediately after the main power is turned on:



* This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned.

- Notes: *1: Refer to the "Reset Circuit" in the Function Description.
 - *2: Refer to the "LCD Bias Set" in the Command Description (11).
 - *3: Refer to the "ADC Select" in the Command Description (8).
 - *4: Refer to the "Output State Register Set" in the Command Description (15)
 - *5: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (17).
 - *6: Refer to the "Supply Circuit" in the Function Description and the "Power Control Set" in the Command Description (16).

• When the built-in power supply is not used immediately after the main power is turned on:



* This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned. Check them on the actual system.

- Notes: *1: Refer to the "Reset Circuit" in the Function Description.
 - *2: Refer to the "LCD Bias Set" in the Command Description (11).
 - *3: Refer to the "ADC Select" in the Command Description (8).
 - *4: Refer to the "Output State Register Set" in the Command Description (15)
 - *5: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (17).
 - *6: Refer to the "Supply Circuit" in the Function Description and the "Power Control Set" in the Command Description (16).
 - *7: You can select either the sleep mode or standby mode for the power save mode. Refer to the "Power Save (Multiple Commands)" in the Command Description (19).

S1D15300 Series

• Data Display



- Notes: *8: Refer to the "Display Line Set" in the Command Description (2). *9: Refer to the "Page Address Set" in the Command Description (3).

 - *10: Refer to the "Column Address Set" in the Command Description (4).
 - *11: Refer to the "Display Data Write" in the Command Description (6).
 - *12: Refer to the "Display ON/OFF" in the Command Description (1). It is recommended to avoid the all-white-display of the display start data.

• Powering Off *13



- Notes: *13: This IC functions as the logic circuit of the power supplies VDD VSS, and used for controlling the driver of LCD power supplies VDD - V5. Thus, if power supplies VDD - Vss are turned off while voltage is still present on LCD power supplies VDD - V5, drivers (COM and SEG) may output uncontrolled voltage. Therefore, you are required to observe the following powering off procedure: Turn the built-in power supply off, then turn off the IC power supplies (VDD - VSS) only after making sure that potential of V5 -V1 is below the LCD panel threshold voltage level. Refer to the "Supply Circuit" in the Function Description.
 - *14: When the power save command is entered, you must not implement reset from $\overline{\text{RES}}$ terminal until VDD VSS power are turned off. Refer to the "Power Save" in the Command Description.

Refresh

It is recommended that the operating modes and display contents be refreshed periodically to prevent the effect of unexpected noise.



Notes: *15: Refer to the "Test Mode Cancellation" in the Command Description (21).

9. ABSOLUTE MAXIMUM RATINGS

| Parameter | | Symbol | Rating | Unit |
|-----------------------------|------------------------|---|------------------------------|------|
| | | | -0.3 to +7.0 | |
| Supply voltage range | Triple boosting | V _{DD} | -0.3 to +6.0 | V |
| | Quadruple boosting | | -0.3 to +4.5 | |
| Supply voltage range (1) (\ | / _{DD} Level) | V ₅ , V _{OUT} | -18.0 to +0.3 | V |
| Supply voltage range (2) (\ | / _{DD} Level) | V ₁ , V ₂ , V ₃ , V ₄ | V ₅ to +0.3 | V |
| Input voltage range | | V _{IN} | –0.3 to V _{DD} +0.3 | V |
| Output voltage range | | Vo | -0.3 to V _{DD} +0.3 | V |
| Operating temperature ran | ge | T _{OPR} | -40 to +85 | °C |
| | ТСР | Toro | -55 to +100 | |
| Storage temperature range | Bear chip | ISIR | -55 to +125 | |



Notes: 1. V1 to V5, V_{OUT}, voltages are based on V_{DD}=0 V.
2. Voltages V_{DD} ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5 must always be satisfied.
3. If an LSI exceeds its absolute maximum rating, it may be damaged permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, an LSI malfunction or reduced LSI reliability may result.

10. ELECTRICAL CHARACTERISTICS

DC Characteristics

 V_{SS} = 0 V, V_{DD} = 5 V $\pm 10\%,$ Ta = –40 to +85°C unless otherwise noted.

| | ltem | | Symbol | Co | ndition | Min. | Тур. | Max. | Unit | Pin used |
|------|---------------------|--------------------------|---------------------------------|--------------------------|---------------------------|----------------------|------|----------------------|------|---------------------------------|
| Po | ower voltage (1) | Recommended Operation | V _{DD} | | | 4.5 | 5.0 | 5.5 | V | V _{SS} *1 |
| | | Operational | | | | 2.4 | _ | 6.0 | | |
| 0 | perating voltage | Operational | V ₅ | VDD level (V | 0 V) = 0 O | -16.0 | _ | -4.5 | V | V ₅ *2 |
| | (2) | Operational | V ₁ , V ₂ | VDD level (V | 0 V) = 0 O | $0.4 \times V_5$ | _ | V _{DD} | V | V ₁ , V ₂ |
| | | Operational | V ₃ , V ₄ | VDD level (V | od = 0 V) | V ₅ | _ | $0.6 	imes V_5$ | V | V ₃ , V ₄ |
| | HIGH-level inpu | t voltage | VIHC | | | $0.7 \times V_{DD}$ | _ | V _{DD} | V | *3 |
| | | | | V _{DD} = 2.7 V | | $0.8 \times V_{DD}$ | — | V _{DD} | | *3 |
| | LOW-level input | voltage | VILC | | | V _{SS} | _ | $0.3 	imes V_{DD}$ | V | *3 |
| SO | | | | V _{DD} = 2.7 V | | V _{SS} | _ | $0.2 \times V_{DD}$ | | *3 |
| CM | HIGH-level outp | ut voltage | V _{OHC} | I _{OH} = -1 mA | | $0.8 \times V_{DD}$ | _ | V _{DD} | V | *5 |
| | | | | V _{DD} = 2.7 V, | I _{OH} = -0.5 mA | $0.8 \times V_{DD}$ | _ | V _{DD} | | *5 |
| | LOW-level output | ut voltage | V _{OLC} | I _{OL} = 1 mA | | V _{SS} | _ | $0.2 \times V_{DD}$ | V | *5 |
| | | | | V _{DD} = 2.7 V, | I _{OL} = 0.5 mA | V _{SS} | _ | $0.2 \times V_{DD}$ | | *5 |
| | HIGH-level inpu | t voltage | V _{IHS} | | | $0.85 \times V_{DD}$ | _ | V _{DD} | | *4 |
| mitt | | | | V _{DD} = 2.7 V | | $0.8 \times V_{DD}$ | _ | V _{DD} | | *4 |
| Sch | LOW-level input | voltage | V _{ILS} | | | V _{SS} | _ | $0.15 \times V_{DD}$ | | *4 |
| | | | | V _{DD} = 2.7 V | | V _{SS} | _ | $0.2 \times V_{DD}$ | | *4 |
| In | put leakage curre | nt | ILI | $VIN = V_{DD} or$ | V _{SS} | -1.0 | _ | 1.0 | μΑ | *6 |
| 0 | utput leakage curr | rent | I _{LO} | | | -3.0 | _ | 3.0 | μΑ | *7 |
| LC | CD driver ON resis | stance | R _{ON} | Ta = 25°C | V ₅ = -14.0 V | - | 2.0 | 3.0 | kΩ | SEG n |
| | | | | VDD level | V ₅ = -8.0 V | - | 3.0 | 4.5 | | *8 |
| St | atic current consu | Imption | I _{SSQ} | $VIN = V_{DD} or$ | V _{SS} | - | 0.01 | 5.0 | μΑ | V _{SS} |
| | | | I _{5Q} | V ₅ = -18.0 V | ′ (V _{DD} level) | - | 0.01 | 15.0 | μΑ | V ₅ |
| In | put pin capacity | | C _{IN} | Ta = 25°C, f | = 1 MHz | - | 5.0 | 8.0 | pF | *3 *4 |
| 0 | scillation frequenc | :y | f _{osc} | Ta = 25°C | $V_{DD} = 5 V$ | 18 | 22 | 26 | kHz | *9 |
| | | | | | V _{DD} = 2.7 V | 18 | 22 | 26 | | |

| | Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Pin used |
|----------|-----------------------------|------------------|---------------------------------------|-------|-------|-------|------|------------------|
| | Input voltage | V _{DD} | Triple boosting | 2.4 | - | 6.0 | V | *10 |
| _ | | | Quadruple boosting | 2.4 | - | 4.5 | | |
| ircui | Booster output voltage | V _{OUT} | Triple voltage conversion (VDD level) | -18.0 | - | - | V | V _{OUT} |
| ver o | Voltage regulator operation | V _{OUT} | (VDD level) | -18.0 | - | -6.0 | V | V _{OUT} |
| lod u | voltage | | | | | | | |
| uilt-i | Voltage follower operation | V5 | (VDD level) | -18.0 | - | -6.0 | V | *11 |
| В | voltage | | | -16.0 | - | -4.5 | V | |
| | Reference voltage | V _{REG} | $Ta = 25^{\circ}C$ (VDD level) | -2.75 | -2.55 | -2.35 | V | |

For the mark *, refer to P. 1–25

Dynamic current consumption (1) when the built-in power supply is OFF

| -, | | | | | | | Ta = 25°C |
|-----------|-----------------|---|------|------|------|------|-----------|
| ltem | Symbol | Condition | Min. | Тур. | Max. | Unit | Note |
| S1D15300/ | | $V_{DD} = 5.0V, V_5 - V_{DD} = -8.0 V$ | — | 24 | 40 | | |
| S1D15305 | | $V_{DD} = 3.0V, V_5 - V_{DD} = -8.0 V$ | — | 22 | 35 | | |
| S1D15301 | | $V_{DD} = 5.0V, V_5 - V_{DD} = -11.0 V$ | — | 40 | 65 | | |
| | I _{DD} | $V_{DD} = 3.0V, V_5 - V_{DD} = -11.0 V$ | — | 36 | 60 | | *10 |
| S1D15302 | (1) | $V_{DD} = 5.0V, V_5 - V_{DD} = -11.0 V$ | — | 39 | 65 | μΑ | 12 |
| | | $V_{DD} = 3.0V, V_5 - V_{DD} = -11.0 V$ | — | 32 | 55 | | |
| S1D15303 | | $V_{DD} = 3.0V, V_5 - V_{DD} = -5.0 V$ | — | 20 | 35 | | |
| S1D15304 | | $V_{DD} = 3.0V, V_5 - V_{DD} = -5.0 V$ | — | 20 | 35 | | |

Dynamic current consumption (2) when the built-in power supply is ON

| | | (_) | | | | | Ta = 25°C |
|-----------|-----------------|---|------|------|------|------|-----------|
| ltem | Symbol | Condition | Min. | Тур. | Max. | Unit | Note |
| S1D15300/ | | $V_{DD} = 5.0V, V_5 - V_{DD} = -8.0 V$, dual boosting | _ | 41 | 70 | | |
| S1D15305 | | $V_{DD} = 3.0V, V_5 - V_{DD} = -8.0 V$, triple boosting | _ | 48 | 80 | | |
| S1D15301 | | $V_{DD} = 5.0V, V_5 - V_{DD} = -11.0 V$, triple boosting | | 96 | 160 | | |
| | I _{DD} | $V_{DD} = 3.0V, V_5 - V_{DD} = -11.0 V$, quadruple boosting | | 118 | 190 | | *10 |
| S1D15302 | (1) | $V_{DD} = 5.0V, V_5 - V_{DD} = -11.0 V$, triple boosting | _ | 95 | 160 | μΑ | 13 |
| | | V_{DD} = 3.0V, $V_5 - V_{DD}$ = -11.0 V, quadruple boosting | | 114 | 190 | | |
| S1D15303 | | $V_{DD} = 3.0V, V_5 - V_{DD} = -5.0 V$, dual boosting | _ | 30 | 50 | | |
| S1D15304 | | $V_{DD} = 3.0V, V_5 - V_{DD} = -5.0 V$, dual boosting | _ | 32 | 55 | | |

Current consumption during Power Save mode

 V_{SS} = 0 V, V_{DD} = 2.7 to 5.5 V $Ta{=}25^{\circ}C$

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Note |
|----------------|-------------------|------------------------------|------|------|------|------|------|
| During sleep | I _{DDS1} | S1D15300, S1D15301, S1D15302 | | 0.01 | 1 | ΠА | |
| During standby | I _{DDS2} | S1D15300, S1D15301, S1D15302 | | 10 | 20 | μπ | |

Typical current consumption characteristics (reference data)

• Dynamic current consumption (1) when LCD external power mode lamp is ON



S1D15300 Series

 Dynamic current consumption (2) when the LCD built-in power circuit lamp is ON



- *1 Though the wide range of operating voltages is guaranteed, a spike voltage change may affect the voltage assurance during access from the microprocessor.
- *2 V_{DD} and V_5 operating voltage range. (Refer to Fig. 10.) The operating voltage range applies if an external power supply is used.
- *3 A0, D0 D5, D6, D7 (SI), \overline{RD} (E), \overline{WR} (R/W), $\overline{CS1}$, CS2, FR, M/S, C86, P/S and \overline{DOF} pins
- *4 CL, SCL (D6) and $\overline{\text{RES}}$ pins
- *5 D0 D5, D6, D7 (SI), FR, FRS, DYO, DOF and CL pins
- *6 A0, $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/ $\overline{\text{W}}$), $\overline{\text{CS1}}$, CS2, M/S, $\overline{\text{RES}}$, C86 and P/S pins
- *7 Applies when the D0 D7, FR, CL, DYO and DOF pins are in high impedance,
- *8 Resistance value when 0.1 V is applied between the output pin SEGn or COMn and each power supply pin (V1, V2, V3, V4). This is specified in the operating voltage (2) range.
- R ON = $0.1 \text{ V}/\Delta \text{I}$ (ΔI : Current flowing when 0.1 V is applied in the ON status.)
- *9 For the relationship between oscillation frequency and frame frequency, refer to Fig. 9.
- *10 For triple or quadruple boosting using the on-chip power useing the primary-side power supply V_{DD} must be used within the input voltage range.
- *11 The voltage regulator adjusts V_5 within the voltage follower operating voltage range.
- *12, *13 Current that each IC unit consumes. It does not include the current of the LCD panel capacity, wiring capacity, etc. This is current consumption under the conditions of display data = checker, display ON, S1D15300 = 1/33 duty (1/6 Bias), and S1D15301 and S1D15302 = 1/65 duty. (1/8 Bias)
- *12 Applies to the case where the on-chip oscillator circuit is used and no access is made from the microprocessor.
- *13 Applies to the case where the on-chip oscillator circuit and the on-chip power circuit are used and no access is made from the microprocessor.

The current flowing through voltage regulation resistors (R1, R2 and R3) is not included. The current consumption, when the on-chip voltage booster is used, is for the power supply V_{DD} .

Relationship between oscillation frequency and frame frequency

The relationship between oscillation frequency fosc and LCD frame frequency, fF can be obtained by the following expression.

| | Duty | f CL | f F |
|----------|------|---------|--------------|
| S1D15300 | 1/33 | f osc/8 | f OSC/(8*33) |
| S1D15301 | 1/65 | food/4 | f 000/(4*65) |
| S1D15302 | 1/05 | 1 050/4 | 1 050/(4*05) |
| S1D15303 | 1/17 | f osc/8 | f osc/(8*17) |
| S1D15304 | 1/9 | f osc/8 | f osc/(8*9) |
| S1D15305 | 1/35 | f osc/8 | f osc/(8*35) |

(f_F does not indicate the FR signal cycle but the AC cycle.)

Fig. 9

Relationship between clock (f_{CL}) and frame frequency f_F

• V_{SS} and V_5 operating voltage range



• Current consumption at access IDD (2) - Microprocessor access cycle



This indicates current consumption when data is always written on the checker pattern at fcyc. When no access is made, only IDD (1) occurs.

Fig. 11

S1D15300 Series

AC Characteristics

(1) System buses

Read/write characteristics I (8080-series microprocessor)



 V_{DD} = 5.0 V ±10%, Ta = -40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
|--|----------------------|--|-----------|-----------------------|----------|----------------------|
| Address hold time Address setup time | A0 | t _{AHIGH8} t _{AW8} | | 10 10 | | ns ns |
| System cycle time | | t _{CYC8} | | 166 | - | ns |
| Control LOW pulse width(WR) Control LOW pulse width(RD) Control HIGH pulse width (WR) Control HIGH pulse width (RD) | WR RD WR RD | t _{CCLOWW} t _{CCLOWR} t _{CCHIGHW} t _{CCHIGHR} | | 30 70 100 70 | | ns ns ns ns |
| Data setup time Data hold time | | t _{DS8} t _{DHIGH8} | | 20 10 | | ns ns |
| RD access time Output disable time | D0 to D7 | t _{ACC8} t _{CHIGH8} | CL=100pF | _ 10 | 70 50 | ns ns |

 $V_{DD} = 2.7 \text{ V}$ to 4.5 V, Ta = -40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
|--|----------------------|--|-----------|-------------------------|-------------|----------------------|
| Address hold time Address setup time | A0 | t _{AH8} t _{AW8} | | 19 15 | | ns ns |
| System cycle time | | t _{CYC8} | | 450 | _ | ns |
| Control LOW pulse width (WR) Control LOW pulse width (RD) Control HIGH pulse width (WR) Control HIGH pulse width (RD) | WR RD WR RD | t _{CCLW} t _{CCLR} t _{CCHW} t _{CCHR} | | 60 140 200 140 | - - - | ns ns ns ns |
| Data setup time Data hold time | | t _{DS8} t _{DH8} | | 40 15 | | ns ns |
| RD access time Output disable time | D0 to D7 | t _{ACC8} t _{CH8} | CL=100pF | _ 10 | 140 100 | ns ns |

Notes: 1. The input signal rise/fall time (t_r, t_f) is specified at 15 ns or less.

When system cycle time is used at a high speed, it is specified by $t_r + t_f \le (t_{CYC8} - t_{CCLW})$ or

t_r + t_f \leq (t_{CYC8} - t_{CCLR} - t_{CCHR}). 2. Every timing is specified on the basis of 20% and 80% of V_{DD}. 3. t_{EWHR} and t_{EWHW} are specified by the overlap period in which $\overline{\text{CS1}}$ is "0" (CS2 = "1") and $\overline{\text{WR}}$ and $\overline{\text{RD}}$ are "0".

4. When it is expected that Vss ranges from -2.4 V to -4.5 V during the operation, increase all the above specifications from -2.7 V to -4.5 V by 30% before the operation.

(2) System buses

Read/write characteristics II (6800-series microprocessor)



V_{DD} = 5.0 V ±10%, Ta = -40 to +85°C

| Paramete | er | Signal | Symbol | Condition | Min. | Max. | Unit |
|--|---------|-----------|---------------------------------------|-----------|----------|----------|----------|
| System cycle time | ; | | t _{CYC6} | | 166 | _ | ns |
| Address setup tim Address hold time | ie ; | A0 W/R | t _{AW6} t _{AH6} | | 10 10 | - | ns ns |
| Data setup time Data hold time | | D0 to D7 | t _{DS6} t _{DH6} | | 20 10 | | ns ns |
| Output disable time Access time | | 001007 | t _{OH6} t _{ACC6} | CL=100pF | 10 — | 50 70 | ns ns |
| Enable | READ | E | t _{EWHR} | | 70 | _ | ns |
| LOW pulse width | WRITE | | t _{EWHW} | | 30 | _ | ns |
| Enable | READ | F | t _{EWLR} | | 70 | _ | ns |
| HIGH pulse width | WRITE | | t _{EWLW} | | 100 | _ | ns |

 $V_{DD} = 2.7 \text{ V}$ to 4.5 V, Ta = -40 to +85°C

| Paramete | er | Signal | Symbol | Condition | Min. | Max. | Unit |
|--|---------|-----------|---------------------------------------|-----------|----------|------------|----------|
| System cycle time | Э | | t _{CYC6} | | 450 | — | ns |
| Address setup tim Address hold time | ie e | A0 R/W | t _{AW6} t _{AH6} | | 15 19 | | ns ns |
| Data setup time Data hold time | | D0 to D7 | t _{DS6} t _{DH6} | | 40 15 | | ns ns |
| Output disable time Access time | | | t _{OH6} t _{ACC6} | CL=100pF | 10 | 100 140 | ns ns |
| Enable | READ | E | t _{EWHR} | | 140 | _ | ns |
| LOW pulse width | WRITE | L | t _{EWHW} | | 60 | — | ns |
| Enable | READ | F | t _{EWLR} | | 140 | _ | ns |
| HIGH pulse width | WRITE | | t _{EWLW} | | 200 | _ | ns |

Notes: 1. The input rise/fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is used at a high speed, it is specified by

The input fise/fail time (t_r, t_f) is specified at 15 hs of fess. when the system cycle time is used at a nigh speed, it is specified by t_r + t_f ≤ (t_{CYC6} - t_{EWLW} - t_{EWHW}) or tr + tf ≤ (t_{CYC6} - t_{EWLR} - t_{EWHR}).
 Every timing is specified on the basis of 20% and 80% of V_{DD}.
 t_{EWHR} and t_{EWHW} are specified by the overlap period in which CS1 is "0" (CS2 = "1") and E is "1".
 When it is expected that Vss ranges from -2.4 V to -4.5 V during the operation, increase all the above specifications from -2.7 V to -4.5 V by 30% before the operation.

S1D15300 Series

(3) Serial interface



 $V_{DD} = 5.0 \text{ V} \pm 10\%$, Ta = -40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
|---|--------|---|-----------|------------------|-------------|----------------|
| Serial clock cycle Serial clock HIGH pulse width Serial clock LOW pulse width | SCL | t _{sсүс} t _{sнw} t _{sLw} | | 250 100 75 | - - - | ns ns ns |
| Address setup time Address hold time | A0 | t _{SAS} t _{SAH} | | 50 200 | | ns ns |
| Data setup time Data hold time | SI | t _{SDS} t _{SDH} | | 50 50 | | ns ns |
| CS serial clock time | CS | t _{CSS} t _{CSH} | | 30 100 | | ns |

 V_{DD} = 2.7 to 4.5V, Ta = –40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
|---|--------|---|-----------|-------------------|--------|----------------|
| Serial clock cycle Serial clock HIGH pulse width Serial clock LOW pulse width | SCL | t _{SCYC} t _{SHW} t _{SLW} | | 500 200 150 | - - | ns ns ns |
| Address setup time Address hold time | A0 | t _{SAS} t _{SAH} | | 100 400 | | ns ns |
| Data setup time Data hold time | SI | t _{SDS} t _{SDH} | | 100 100 | | ns ns |
| CS serial clock time | CS | t _{CSS} t _{CSH} | | 60 200 | - | ns |

Notes: 1. The input signal rise and fall times must be within 15 nanoseconds.

2. All signal timings are limited based on 20% and 80% of V_{DD} voltage.

3. When it is expected that Vss ranges from -2.4 V to -4.5 V during the operation, increase all the above specifications from -2.7 V to -4.5 V by 30% before the operation.

(4) Display control timing



Output timing

 V_{DD} = 5.0 V ±10%, Ta = –40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---------------------|--------|------------------|------------|------|------|------|------|
| FR delay time | FR | t _{DFR} | CL = 50 pF | _ | 10 | 40 | ns |
| DYO HIGH delay time | DYO | t _{DOH} | | _ | 40 | 100 | ns |
| DYO LOW delay time | | t _{DOL} | | _ | 40 | 100 | ns |

Output timing

 V_{SS} = 0 V, V_{DD} = 2.7 V to 4.5 V, Ta = –40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---------------------|--------|------------------|------------|------|------|------|------|
| FR delay time | FR | t _{DFR} | CL = 50 pF | _ | 15 | 80 | ns |
| DYO HIGH delay time | DYO | t _{DOH} | | _ | 70 | 200 | ns |
| DYO LOW delay time | | t _{DOL} | | - | 70 | 200 | ns |

Notes: 1. The otput timing is valid in master mode.

2. Every timing is specified on the basis of 20% and 80% of V_{DD} .

(5) Reset timing



V_{DD} = 5.0 V ±10%, Ta = –40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-----------------------|--------|-----------------|-----------|------|------|------|------|
| Reset time | | t _R | | 0.5 | _ | _ | μs |
| Reset LOW pulse width | RES | t _{RW} | | 0.5 | _ | _ | μs |

V_{DD} = 2.7 V to 4.5 V, Ta = –40 to +85°C

| Parameter | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-----------------------|--------|-----------------|-----------|------|------|------|------|
| Reset time | | t _R | | 1.0 | - | - | μs |
| Reset LOW pulse width | RES | t _{RW} | | 1.0 | - | - | μs |

Note: The reset timing is specified on the basis of 20% and 80% of VDD.

S1D15300 Series

11. MPU INTERFACE (For Reference)

The S1D15300 series chips can directly connect to 8080 and 6800-series microprocessors. Also, serial interfacing requires less signal lines between them. When multiple chips are used in the S1D15300 series they can be connected to the microprocessor and one of them can be selected by Chip Select.

8080-series microprocessors



6800-series microprocessors



Serial interface



12. CONNECTION BETWEEN LCD DRIVERS

The LCD panel display area can easily be expanded by use of multiple S1D15300 series chips. The S1D15300 series can also be connected to the common driver (S1D16305).

S1D15301 to S1D16305 (S1D16305)



S1D15300 to S1D15301



S1D15302 to S1D15302





Dimensional outline drawing of the flexible substrate

(an example) The dimensions are subject to change without prior notice.



6. S1D15400 Series

Contents

| 1. | DESCRIPTION | 6-1 |
|-----|-----------------------------------|--------|
| 2. | FEATURES | 6-1 |
| 3. | BLOCK DIAGRAM | 6-2 |
| 4. | PIN LAYOUT | 6-3 |
| 5. | PAD | 6-5 |
| 6. | PIN DESCRIPTION | 6-6 |
| 7. | BLOCK DESCRIPTION | 6-8 |
| 8. | COMMANDS | 6-13 |
| 9. | ABSOLUTE MAXIMUM RATINGS | .6-19 |
| 10. | DC CHARACTERISTICS | 6-20 |
| 11. | AC CHARACTERISTICS | .6-22 |
| 12. | MPU INTERFACE CONFIGURATION | .6-26 |
| 13. | LCD DRIVE INTERFACE CONFIGURATION | . 6-27 |
| 14. | PANEL INTERFACE CONFIGURATION | .6-28 |

1. DESCRIPTION

The S1D15400 is a segment LCD driver intended for use with medium size LCD panels.

The driver generates LCD drive signals from data supplied by an MPU over a high speed, 8-bit bus, 4-bit bus and stored in its internal display RAM.

The S1D15400 incorporates innovative circuit design strategies, to achieve very low power consumption at a wide range of operating voltages, and a rich command set. These features give the designer a flexible means of implementing small to medium size LCD displays for compact, low power systems.

2. FEATURES

- Fast 8-bit MPU interface compatible with 80- and 68family microcomputers
- Rich command set
- 73 segment drive outputs
- 4 common drive outputs
- Selectable 1/3 or 1/4 duty cycle
- Low power consumption -70 μ W maximum
- Wide range of supply voltages, Vss -2.4 V to -7.0 V
- Implemented in CMOS
- Choice of packages
 - —S1D15400F00A* : 100-pin QFP
 - -S1D15400D00A* : Al-pad chip
 - —S1D15400D00B* : Au-bump chip

| Clock Source | fc∟ | Frame Frequency |
|----------------|--------|-----------------|
| External clock | 4 kHz | 85/64 Hz |
| Internal osc. | 18 kHz | 375/281 Hz |

3. BLOCK DIAGRAM



4. PIN LAYOUT

For chip pad locations see section 4.3, Mechanical Specifications.

| Number | Name | Number | Name | Number | Name | Number | Name | |
|--------|-------|--------|-------|--------|-------|--------|----------|--|
| 1 | SEG71 | 26 | SEG46 | 51 | SEG21 | 76 | E (RD) | |
| 2 | SEG70 | 27 | SEG45 | 52 | SEG20 | 77 | R/W (WR) | |
| 3 | SEG69 | 28 | SEG44 | 53 | SEG19 | 78 | Vss | |
| 4 | SEG68 | 29 | SEG43 | 54 | SEG18 | 79 | DB0 | |
| 5 | SEG67 | 30 | SEG42 | 55 | SEG17 | 80 | DB1 | |
| 6 | SEG66 | 31 | SEG41 | 56 | SEG16 | 81 | DB2 | |
| 7 | SEG65 | 32 | SEG40 | 57 | SEG15 | 82 | DB3 | |
| 8 | SEG64 | 33 | SEG39 | 58 | SEG14 | 83 | DB4 | |
| 9 | SEG63 | 34 | SEG38 | 59 | SEG13 | 84 | DB5 | |
| 10 | SEG62 | 35 | SEG37 | 60 | SEG12 | 85 | DB6 | |
| 11 | SEG61 | 36 | SEG36 | 61 | SEG11 | 86 | DB7 | |
| 12 | SEG60 | 37 | SEG35 | 62 | SEG10 | 87 | Vdd | |
| 13 | SEG59 | 38 | SEG34 | 63 | SEG9 | 88 | RES | |
| 14 | SEG58 | 39 | SEG33 | 64 | SEG8 | 89 | FR | |
| 15 | SEG57 | 40 | SEG32 | 65 | SEG7 | 90 | V3 | |
| 16 | SEG56 | 41 | SEG31 | 66 | SEG6 | 91 | CS | |
| 17 | SEG55 | 42 | SEG30 | 67 | SEG5 | 92 | NC | |
| 18 | SEG54 | 43 | SEG29 | 68 | SEG4 | 93 | M/S | |
| 19 | SEG53 | 44 | SEG28 | 69 | SEG3 | 94 | V2 | |
| 20 | SEG52 | 45 | SEG27 | 70 | SEG2 | 95 | V1 | |
| 21 | SEG51 | 46 | SEG26 | 71 | SEG1 | 96 | COM0 | |
| 22 | SEG50 | 47 | SEG25 | 72 | SEG0 | 97 | COM1 | |
| 23 | SEG49 | 48 | SEG24 | 73 | A0 | 98 | COM2 | |
| 24 | SEG48 | 49 | SEG23 | 74 | OSC1 | 99 | COM3 | |
| 25 | SEG47 | 50 | SEG22 | 75 | OSC2 | 100 | SEG72 | |

| Duti | Р | in |
|------|------|------|
| Duty | 98 | 99 |
| 1/4 | COM2 | COM3 |
| 1/3 | NC | COM2 |

Mechanical Specifications

S1D15400F00A* Flat Pack

Dimensions: inches (mm)



5. PAD

S1D15400D Pad Layout

Al-pad chip

- Die size: $4.80 \text{ mm} \times 7.04 \text{ mm} \times 0.525 \text{ mm}$
- Pad size: 100 × 100 μm

Au-bump chip

- Minimum bump pitch: 199 µm
- Bump height: $20 \ \mu m + 10/-5 \ \mu m$
- Bump size: $132 \times 111 \ \mu m \pm 20 \ \mu m$



Pad Center Coordinates

| | Pad | | Y | | Pad | v | v | | | Pad | v |
|--------|-------|------|------|---------|-------------------|-----------|-----------|-----|--------|----------|------|
| Number | Name | ^ | T | Number | Name | ^ | T | | Number | Name | • |
| 1 | SEG71 | 159 | 6507 | 35 | SEG37 | 1302 | 159 | | 69 | SEG3 | 4641 |
| 2 | SEG70 | 159 | 6308 | 36 | SEG36 | 1502 | 159 | | 70 | SEG2 | 4641 |
| 3 | SEG69 | 159 | 6108 | 37 | SEG35 | 1701 | 159 | | 71 | SEG1 | 4641 |
| 4 | SEG68 | 159 | 5909 | 38 | SEG34 | 1901 | 159 | | 72 | SEG0 | 4641 |
| 5 | SEG67 | 159 | 5709 | 39 | SEG33 | 2100 | 159 | | 73 | A0 | 4641 |
| 6 | SEG66 | 159 | 5510 | 40 | SEG32 | 2300 | 159 | | 74 | OSC1 | 4641 |
| 7 | SEG65 | 159 | 5310 | 41 | SEG31 | 2499 | 159 | | 75 | OSC2 | 4641 |
| 8 | SEG64 | 159 | 5111 | 42 | SEG30 | 2699 | 159 | | 76 | E (RD) | 4641 |
| 9 | SEG63 | 159 | 4911 | 43 | SEG29 | 2898 | 159 | | 77 | R/W (WR) | 4641 |
| 10 | SEG62 | 159 | 4712 | 44 | SEG28 | 3098 | 159 | | 78 | VSS | 4641 |
| 11 | SEG61 | 159 | 4512 | 45 | SEG27 | 3297 | 159 | | 79 | DB0 | 4641 |
| 12 | SEG60 | 159 | 4169 | 46 | SEG26 | 3497 | 159 | | 80 | DB1 | 4641 |
| 13 | SEG59 | 159 | 3969 | 47 | SEG25 | 3696 | 159 | | 81 | DB2 | 4295 |
| 14 | SEG58 | 159 | 3770 | 48 | SEG24 | 3896 | 159 | | 82 | DB3 | 4095 |
| 15 | SEG57 | 159 | 3570 | 49 | SEG23 | 4095 | 159 | | 83 | DB4 | 3896 |
| 16 | SEG56 | 159 | 3371 | 50 | SEG22 | 4295 | 159 | | 84 | DB5 | 3696 |
| 17 | SEG55 | 159 | 3075 | 51 | SEG21 | 4641 | 482 | | 85 | DB6 | 3497 |
| 18 | SEG54 | 159 | 2876 | 52 | SEG20 | 4641 | 681 | | 86 | DB7 | 3297 |
| 19 | SEG53 | 159 | 2676 | 53 | SEG19 | 4641 | 881 | | 87 | Vdd | 3098 |
| 20 | SEG52 | 159 | 2477 | 54 | SEG18 | 4641 | 1080 | | 88 | RES | 2898 |
| 21 | SEG51 | 159 | 2277 | 55 | SEG17 | 4641 | 1280 | | 89 | FR | 2699 |
| 22 | SEG50 | 159 | 2078 | 56 | SEG16 | 4641 | 1479 | | 90 | V3 | 2499 |
| 23 | SEG49 | 159 | 1878 | 57 | SEG15 | 4641 | 1679 | | 91 | CS | 2300 |
| 24 | SEG48 | 159 | 1679 | 58 | SEG14 | 4641 | 1878 | | 92 | NC | 2100 |
| 25 | SEG47 | 159 | 1479 | 59 | SEG13 | 4641 | 2078 | | 93 | M/S | 1901 |
| 26 | SEG46 | 159 | 1280 | 60 | SEG12 | 4641 | 2277 | | 94 | V2 | 1701 |
| 27 | SEG45 | 159 | 1080 | 61 | SEG11 | 4641 | 2477 | | 95 | V1 | 1502 |
| 28 | SEG44 | 159 | 881 | 62 | SEG10 | 4641 | 2676 | | 96 | COM0 | 1302 |
| 29 | SEG43 | 159 | 681 | 63 | SEG9 | 4641 | 4641 2876 | | 97 | COM1 | 1103 |
| 30 | SEG42 | 159 | 482 | 64 | SEG8 | 4641 3075 | | | 98 | COM2 | 903 |
| 31 | SEG41 | 504 | 159 | 65 SEG7 | | 4641 | 3275 | | 99 | COM3 | 704 |
| 32 | SEG40 | 704 | 159 | 66 | 66 SEG6 4641 3474 | | | 100 | SEG72 | 504 | |
| 33 | SEG39 | 903 | 159 | 67 | SEG5 | 4641 | 3674 | | _ | _ | _ |
| 34 | SEG38 | 1103 | 159 | 68 | SEG4 | 4641 | 3948 | | _ | _ | |

6. PIN DESCRIPTION

Power Terminals

| Terminal name | Description |
|------------------|---|
| Vdd | Connects to a +5-V power supply. Used in common with the MPU power terminal. |
| Vss | A 0-V terminal connected to the system GND. |
| V1,V2,V3 | Multi-level power supply terminals for driving the LCD panel. Through divisions by resistors or impedance conversion with an operational amplifier, they apply a voltage determined by the LCD cells.Electric potential is determined depending on VDD. The following relationship must be observed. VDD \geq V1 \geq V2 \geq V3 |

System Bus Connection Terminals

| D7-D0 | Three-state I/O terminals They comprise an 8-bit bi-directional data bus, and connected to an 8- or a 16-bit standard MPU data bus. |
|---------|--|
| Ao | Input terminal Typically, the least significant bit of an MPU address bus is connected to discriminate between data and commands. 0: Represents that Do-D7 output display control commands. 1: Represents that Do-D7 output data to be displayed. |
| RES | Input By setting RES to "," series 68 and 80 MPUs are initialized respectively. MPUs are reset when a RES signal edge is detected. After initialization, the type of an interface to the 68/80 MPUs is selected depending on the input level. HIGH: Interface to series 68 MPU is selected. LOW : Interface to series 80 MPU is selected. |
| CS | Input activated at the LOW level A terminal for chip selection signals. Typically, signals that result from decoding of address bus signals are input. |
| E(RD) | <when 68="" connected="" is="" mpu="" series=""> Input activated at the HIGH level An enable clock input terminal for the MPU. <when 80="" connected="" is="" mpu="" series=""> Input activated at the LOW level A terminal for RD signal from the MPU. The data bus on the S1D15400 outputs signals while the RD signal is at the LOW level.</when></when> |
| R/W(WR) | <when 68="" connected="" is="" mpu="" series=""> Input An input terminal for read/write control signals. R/W = HIGH: Read R/W = LOW: Write <when 80="" connected="" is="" mpu="" series=""> Input activated at the LOW level A terminal for WR signal from the MPU. The signals on the data bus are fetched at a rising edge of the WR signal.</when></when> |

LCD Panel Driving Circuit Terminals

| Terminal name | Description | | | | | | | | | | | | |
|------------------|---|--|--|--|--|--|--|--|--|--|--|--|--|
| OSC1 | A terminal for connecting a resistor for internal oscillation. | | | | | | | | | | | | |
| OSC2 | When $M/S = 0$, internal oscillation is prohibited, making OCS2 serve as a clock input terminal in the opposite phase to OCS1. During the power-saving mode, oscillation and clock input are prohibited, making OCS2 work as a high-impedance terminal. (See the explanation of functions.) | | | | | | | | | | | | |
| FR | Input/output terminal An input/output terminal for AC control signals for the LCD panel. M/S = 1: Output M/S = 0: Input | | | | | | | | | | | | |
| SEG0-SEG72 | Output terminal Output for driving the LCD segments. Depending on the combination of the FR signal and the contents of the display RAM, one of the VDD, V1, V2, and V3 levels is selected. | | | | | | | | | | | | |
| | FR 1 | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | OUTPUT VDD V2 V3 V1 LEVEL < | | | | | | | | | | | | |
| COM0-COM3 | Output terminals (The function of the COM2 and COM3 output terminals changes depending on the duty select command.) They are common (LOW) output terminals for driving the LCD panel. Depending on the combination of the FR signal and the output from the common counter, one of the VDD, V1, V2, and V3 levels is selected. | | | | | | | | | | | | |
| | FR 1 0 | | | | | | | | | | | | |
| | COUNTER 1 0 1 0 | | | | | | | | | | | | |
| | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | | | | | |
| MS | Counter output Output level Input A terminal that selects whether the MPU operates as a master or slave of the S1D15400. It connects to VDD or Vss. This terminal determines the function of the FR, OSC1, and OSC2 terminals. M/S = VDD: Master = Vss: Slave | | | | | | | | | | | | |
| | M/S FR OSC1 OSC2 COMOutput | | | | | | | | | | | | |
| | VDD output Input output Enabled | | | | | | | | | | | | |
| | VDD output Input output Enabled | | | | | | | | | | | | |
| | * When the FR signal is used to establish synchronization between the master and slave ICs, both of them will output the same waveforms from the COM terminal. | | | | | | | | | | | | |

7. BLOCK DESCRIPTION

System Bus

Data transfer

<u>The S1D15400</u> driver uses the A0, E (or $\overline{\text{RD}}$) and R/W (or $\overline{\text{WR}}$) signals to transfer data between the system MPU and internal registers. The combinations used are given in the table below.

In order to match the timing requirements of the MPU with those of the display data RAM and control registers, all data is latched into and out of the driver. This introduces a one cycle delay between a read request for data and the data arriving. For example, when the MPU executes a read cycle to access display RAM, the current contents of the latch are placed on the system data bus while the desired contents of the display RAM are moved into the latch.

By using an MPU data bus I/O latch the display data

RAM access timing is determined by the driver cycle time, tcyc, not by the RAM access time. In general this strategy leads to faster data transfers between the driver and the MPU.

If the MPU access frequency is likely to exceed 1/tcyc, then the designer has the choice of inserting NOPs into the access loop or polling the driver, by reading the busy flag, to see if it will accept new data or instructions.

This means that a dummy read cycle has to be executed at the start of every series of reads.

No dummy cycle is required at the start of a series of writes as data is transferred automatically from the input latch to its destination.

| Common | 68 MPU | 80 N | /IPU | Function | | | | | | | | |
|--------|--------|------|------|--------------------------------------|--|--|--|--|--|--|--|--|
| A0 | R/W | RD | WR | Function | | | | | | | | |
| 1 | 1 | 0 | 1 | Read display data | | | | | | | | |
| 1 | 0 | 1 | 0 | Write display data | | | | | | | | |
| 0 | 1 | 0 | 1 | Read status | | | | | | | | |
| 0 | 0 | 1 | 0 | Write to internal register (command) | | | | | | | | |





Busy flag

When the Busy flag is logical 1, the S1D15400 is executing its internal operations. Any command other than Status Read is rejected during this time. The Busy flag is output at pin D7 by the Status Read command. If an appropriate cycle time (tcyc) is given, this flag needs not be checked at the beginning of each command and, therefore, the MPU processing capacity can greatly be

Display Start Line and Line Count Registers

The contents of this register form a pointer to a line of data in display data RAM corresponding to the first line of the display (COM0), and are set by the "Set Display Start Line" command (see section 3).

The contents of the display start-line register are copied into the line count register at the start of every frame, that is on each edge of FR. The line count register is incremented by the CL clock once for every display line, thus generating a pointer to the current line of data in display data RAM being transferred to the segment driver ciruits.

Column Address Counter

The column address counter is a 7-bit presettable counter which supplies the column address (see figure 2) for MPU accesses to the display data RAM. The counter is incremented by one every time the driver receives a Read or Write Display Data Command.

Addresses above 50 H are invalid, and the counter will not increment past this valu. The contents of the column address conter are set with the Set Column Address command.

Page Register

The page register is a 2-bit register which supplies the page address (see figure 2) for MPU accesses to the display data RAM. The contents of the Page Register are set by the Set Page Register Command.

Display Data RAM

The display data RAM stores the LCD display data, on a 1-bit per pixel basis. The relation-ship between display data, display address and the display is shown in figure 2.

| | | | | | | : | | | | | ,1, 0 | | | | | | | | 0, _1 | | | | | | | | D1,D2= 0,0 | | | | | | | Page address | |
|----------|---------------|----------|------------|------|----|-----|--------|----|----------|------|----------|--------|-----|---|----|-------|----|----|----------|------|------|-----|----------|---|----|------|------------|--------|------------|--------|-----|--------------|--------------|--------------|-------|
| | Column | address | | | | | | | | | | _ | | | | | | | | | _ | | | | _ | 1 | 1 | _ | | _ | | | | ļċ | Į |
| 850 | Al | | 7 | 6 | 5 | 4 | ω | N | <u> </u> | S | 2 | ° S | 5 | 4 | ω | O_2 | Ž | ° | 2 | 06 | 5 | 4 | ω | N | Ā | 00 | 7 | 6 | 5 | 4 | ω | 2 | 2 | <u> </u> | Í. |
| SEG | 00="1" 4Eu | | | | | | | | | - | | | | | | | | | | | | | | | | | _ | | | _ | | | | + | |
| 1 | 4F | 01 | | | _ | - | - | - | | + | - | - | - | - | - | - | - | - | - | _ | - | _ | | - | - | - | - 1 | | | 1 | | | | | |
| 2 | 4D | 02 | | | _ | - | - | _ | | 1 | - | - | - | - | - | _ | - | - | - | _ | - | _ | • | _ | - | - | | | - <u> </u> | • - | | Ι | - | | |
| 3 | 4C | 03 | | | _ | - | _ | _ | | 1 | - | - | - | - | _ | _ | - | - | - | _ | - | _ | | _ | - | - | | | | | | | | | |
| 4 | 4B | 04 | | | _ | | _ | _ | | | _ | | | _ | _ | | | | | | _ | | | | _ | | | | | | | | | | |
| 5 | 4A | 05 | | | | | | | | | | | | | | | | | | | | | | | | _ | | | | | - + | \downarrow | \downarrow | | |
| 6 | 49 | 06 | | | | | | | | | | | | | | | | | | | | | | | | | 4 | + | + + | • + | - + | + | $^+$ | _ | |
| 1 | 48 | 07 | | | | | | | | | | | | | | | | | | | | | | | | | 4 | | + + | • + | - + | + | $^+$ | - | |
| | I | Ι | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | I | I | Ι | | |
| | I | Ι | | | | | | | | | | | | | | | | | | | | | | | | | | | - 1 | I | I | I | Ι | | |
| | I | Ι | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | - 1 | | | | |
| | I | Ι | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | I | | | |
| | I | Ι | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | I | | |
| | I | Ι | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | I | I | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | I | Ι | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | Ι | | |
| | I | I | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | Ι | | |
| | | I | | | | c | ى د | | | | | | | N | ა | | | | | | | د | | | | | | | | 0 | | I | I. | | |
| | | I | | | | a | D. | | | | | | | d | | | | | | | | Pa | | | | | | | | Pa | | I | Ι | | |
| | | | | | | đ | | | | | | | | đ | 2 | | | | | | | ge | | | | | | | | e | | I | Ι | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | Ι | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | Ι | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | Ι | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | Ι | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | I | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | I | Ι | | |
| | - | 1 | | | | | | | | _ | | | | | | | | | | | | | | | | | | | | | | I | I | \downarrow | |
| 73 | 06 | 49 | | | | | | | | | | | | | | | | _ | | | | | | | | | | | | | | | | | 2 |
| | I | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 1 | | on-d | L |
| | I | ļ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 1 | 1 | Ispia | - |
| 77 | 02 | 4D | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | , I | i | ay a | |
| 78 | 01 | 4E | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Ì | i | ea | i. |
| 79 | 00 | 4F | | | 1 | | | _ | | _ | | | _ | | | | | | | | | | - | | | | | | | | | | - | a | 7 |
| | | | Ŧ | Ē | ð | 10 | ₿ | 1A | 19 | ਛੇ | 7 | 16 | 5 | 4 | 13 | 12 | 11 | 10 | 위 | ЭЩ | 8 | ဂ | ОB | R | 60 | 80 | 70 | 8 | 62 | 2 | ωľ | 2 | 2 2 | ddre | 'ne |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 8 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | () () | 5 |
| | | | | | | | | | | | | | | | | | | D | ispl | ay a | irea | ı — | - | | | - |) | | | | | | | exan | - |
| <u>/</u> | | | . . | | | | | | | | | ~~ | | | | | | | | | | | ц. т | | | S | | | | | | | | nple | , |
| (Exam | pie of d | uty 1/4, | DIS | spla | ay | sta | art li | ne | se | et t | 0 (| 08 | н.) |) | | | | | | | | | ïnish | | | tart | | | | | | | | _ | |
| | | | | | | | | | | | | | | | | | | | | | | | <u> </u> | ¥ | ¥ | ¥ | | | | | | | | ` | Mat |
| | | | | | | | | | | | | | | | | | | | | | | | | _ | | | _ | _ | | | | | | | chin |
| | | | | | | | | | | | | | | | | | | | | | | | | | | ~ | \leq | \leq | \geq | _ | | | | | g re |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | _ | \sim | \leq | | | _ | , | latio |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ĺ | 0 | o | ol | 20 | ្ត្រិ |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | N | N | | lte | nmo |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ω | 2 | | <u>_</u> | nor |

Common Timing Generator

This circuit generates common timing and frame (FR) signals from the basic clock CL. The "Select Duty Cycle" command selects a duty cycle of 1/3 or 1/4.

Display Data Latch Circuit

This latch stores one line of display data for use by the LCD driver interface circuitry. The output of this latch is controlled by the "Display ON/OFF" and "Static Driver ON/OFF" commands.

LCD Drive Circuit

The LCD driver circuitry generates the 77 4-level signals used to drive the LCD panel, using output from the display data latch and the common timing generator circuitry.

Display Timing Generator

This circuit generates the internal display timing signal using the basic clock OSC1, and the frame signal, FR. FR is used to generate the dual frame AC-drive waveform (type B drive) and to lock the line counter and common timing generator to the system frame rate. OSC1 is used to lock the line counter to the system line scan rate.

Oscillation Circuit

The oscillator is a low power RC oscillator whose frequency of oscillation is determined by the value of the feedback resistor Rf or an externally generated 50% duty cycle clock input via OSC1. If a slave S1D15400 is used, its OSC2 input is connected to the OSC2 output of the master driver.

Reset Circuit

This circuit senses both the edge and the level of the signal at the $\overline{\text{RES}}$ pin and uses this information to

- Initialization status
- 1. Display is off.
- 2. Display start line register is set to line 1.
- 3. Static drive is turned off.
- 4. Column address counter is set to address 0.
- 5. Page address register is set to page 0.
- 6. 1/4 duty is selected.
- 7. Forward ADC is selected (ADC command D0 is 0 and ADC status flag is 1).
- 8. Read-modify-write is turned off.

The input signal level at $\overline{\text{RES}}$ pin is sensed, and an MPU interface mode is selected as shown on Table 1. For the 80-series MPU, the $\overline{\text{RES}}$ input is passed through the inverter and the active high reset signal must be entered. For the 68-series MPU, the active low reset signal must be entered.

When the Reset command is issued, initialization items 2, 4 and 5 above are executed.

As shown for the MPU interface (reference example), the $\overline{\text{RES}}$ pin must be connected to the Reset pin and reset at the same time as the MPU initialization.

If the MPU is not initialized by the use of $\overline{\text{RES}}$ pin during power-on, an unrecoverable MPU failure may occur.



- *1 Oscillating frequency shifts to low frequency side when parasitic capacity gets larger, So Rf should be smaller than the regular value.
- *2 CMOS buffer is needed when connecting to more than two slave LSI.

• External clock operation



8. COMMANDS

| Command | Code | | | | | | | | | Function | | | | | | | | | | | |
|-----------------------|------|----|----|------|-----|--------|-----------|------------|---------|------------|---------|---|---|---|---|---|---|---|---|---|---|
| Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D 3 | D2 | D 1 | Do | Function | | | | | | | | | |
| | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0/1 | Turns display on or off. | | | | | | | | | |
| | 0 | 1 | 0 | 1 | 0 | 1 | 0 | | | | 0/1 | 1: ON, 0: OFF * | | | | | | | | | |
| (2)Display start line | 0 | 1 | 0 | 1 | 1 | 0Disn | lav star | t addr | ess (N | to 31) | | Specifies RAM line corresponding to top | | | | | | | | | |
| | | | Ŭ | | | 00100 | iay olai | | 0,000 | | | line of display. | | | | | | | | | |
| (3)Set page address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Page (| 0 to 3) | Sets display RAM page in page address | | | | | | | | | |
| | | | Ŭ | | | | | | Ũ | l'age (| 0.00) | register. | | | | | | | | | |
| (4)Set column | 0 | 1 | 0 | 0 | | Colu | mn addı | ess ((|) to 72 | 2) | | Sets display RAM column address in | | | | | | | | | |
| (segment) address | | | _ | - | | | | | | , | i | column address register. | | | | | | | | | |
| | | | | | | | | | | | | Reads the following status: | | | | | | | | | |
| | | | | | | | | | | | | BUSY 1: busy | | | | | | | | | |
| | | | | | | | | | | | | 0: Ready | | | | | | | | | |
| | | | | | | | | | | | | ADC 1: Forward | | | | | | | | | |
| (5)Read status | 0 | 0 | 1 | Busy | ADC | ON/OFF | Reset | 0 | 0 | 0 | 0 | 0: Reverse | | | | | | | | | |
| | | | | | | | | | | | | ON/OFF 1: Display off | | | | | | | | | |
| | | | | | | | | | | | | 0: Display on | | | | | | | | | |
| | | | | | | | | | | | | RESET 1: being reset | | | | | | | | | |
| | | | | | | | | | | | | 0: Normal | | | | | | | | | |
| (6)Write display data | 1 | 1 | 0 | | | V | Vrite dat | a | | | | Writes data from data bus into display RAM. | | | | | | | | | |
| (7)Read display data | 1 | 0 | 1 | | | P | tch hca | · 2 | | | | Reads data from display RAM onto data | | | | | | | | | |
| | 1 | 0 | ' | | | | | .a | | | | bus. | | | | | | | | | |
| (8)Select ADC | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0/1 | 0: Forward, 1: Reverse | | | | | | | | | |
| (9)Statis drive | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0/1 | Selects static driving operation. | | | | | | | | | |
| ON/OFF | | | | | | | | | | | | 1: Static drive, 0: Normal driving | | | | | | | | | |
| (10)Select duty | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0/1 | Selets LCD duty cycle | | | | | | | | | |
| | • | | Ŭ | | | | | | • | | 0/1 | 1: 1/4, 0: 1/3 | | | | | | | | | |
| (11)Read Modify Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments the column address register by | | | | | | | | | |
| | | | | | | | | | | | | 1 druing write only. | | | | | | | | | |
| (12)End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read modify write OFF | | | | | | | | | |
| | | | | | | | | | | | | Sets the display start line register to line 1, | | | | | | | | | |
| (13)Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | and sets the column address counter and |
| | | | | | | | | | | | | page address register to 0. | | | | | | | | | |

Table 3

* The Power Save mode is selected if the static drive is turned ON when the display is OFF.

Table 3 is the command table. The S1D15400 identifies a data bus using a combination of A0 and R/\overline{W} (\overline{RD} or \overline{WR}) signals. As the MPU translates a command in the internal timing only (independent from the external clock), its speed is very high. The busy check is usually not required.

(1) Display ON/OFF

This command turns the display on and off. D=1: Display ON D=0: Display OFF

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D | AEH, AFF |

(2) Display Start Line

This command specifies the line address shown in Figure 2 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command, the vertical smooth scrolling and paging can be used.

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|------------|
| 0 | 1 | 0 | 1 | 1 | 0 | A4 | Аз | A2 | A1 | Ao | C0H to DFH |

| A4 | Аз | A2 | A1 | A0 | Line Address |
|----|----|----|----|----|--------------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| | | : | | | : |
| | | : | | | : |
| 1 | 1 | 1 | 1 | 1 | 31 |

See figure 2.

(3) Set Page Address

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | A1 | Ao | B8H to BBH |

| A1 | Ao | Page |
|----|----|------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 |

igure 2.

(4) Set Column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80, and the page address is not changed continuously.

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|------------|
| 0 | 1 | 0 | 0 | A6 | A5 | A4 | Аз | A2 | A1 | Ao | 00H to 4FH |

| A6 | A5 | A4 | Аз | A2 | A1 | A0 | Column Address |
|----|----|----|----|----|----|----|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | : | | | | : |
| | | | : | | | | : |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 79 |

(5) Read Status

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|----|-----------|------|-----|--------|-------|----|----|----|----|
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

Reading the command I/O register (A0=0) yields system status information.

- The BUSY bit indicates whether the driver will accept a command or not. Busy=1: The driver is currently executing a command or is resetting. No new command will be accepted. Busy=0: The driver will accept a new command.
- The ADC bit indicates the way column addresses are assigned to segment drivers. ADC=1: Normal. Column address n → segment driver n.
- ADC=0: Inverted. Column address 79-n \rightarrow segment driver n.
- The ON/OFF bit indicates the current status of the display. ON/OFF=1: Display OFF RESET=0: Display ON
- The RESET bit indicates whether the driver is executing a reset or is in normal operating mode. RESET=1: Currently executing reset command RESET=0: Normal operation

(6) Write Display Data

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | | | |
|----|----|-----------|----|------------|----|----|----|----|----|----|--|--|--|
| 1 | 1 | 0 | | Write data | | | | | | | | | |

Writes 8-bits of data into the display data RAM at a location specified by the contents of the column address and page address registers, and increments the column address register by one.
(7) Read Display Data

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do |
|----|----|-----------|----|----|----|------|--------|----|----|----|
| 1 | 0 | 1 | | | | Read | l data | | | |

Reads 8-bits of data from the data I/O latch, updates the contents of the I/O buffer with display data from the display data RAM location specified by the contents of the column address and page address registers and increments the column address register.

After loading a new address into the column address register, one dummy read is required before valid data is obtained.

(8) Select ADC

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D | A0H, A1H |

Selects the relationship between display data RAM column addresses and segment drivers.

D=1: SEG0 \leftarrow column address 4FH, ... (inverted)

D=0: SEG0 \leftarrow column address 00H, ... (normal)

This command is provided to reduce restrictions on the placement of driver ICS and routing of traces during printed circuit board design. See figure 2 for a table of segments and column addresses for the two values of D.

(9) Static Drive ON/OFF

| | | R/W | | | | | | | | | |
|----|----|-----|----|----|----|----|----|----|----|----|----------|
| Ao | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D | A4H, A5H |

Forces display on and all common outputs to be selected.

D=1: Static drive on

D=0: Static drive off

(10) Select Duty

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|----------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | D | A8H, A9H |

Sets the duty cycle of the LCD drive.

D=1: 1/4 duty cycle

D=0: 1/3 duty cycle

(11) Read-Modify-Write

This command is used in combination with the End command. Once the Read-Modify-Write command is entered, the column address is incremented by 1 only by the display data write command but not incremented by the display data read command. This status is kept until the End command is entered.

When the End command is entered, the column address is returned to the column address when the Read-Modify-Write command is entered. This function can reduce the load of MPU when it repeatedly changes data of the specific display area such as a blinking cursor.

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|-----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | E0F |

* Any command other than data read and write can be used during the Read-Modify-Write mode. However, the Column Address Set command cannot be used.

Sequence when the cursor is displayed



(12) End



Cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the read-modify-write command.

(13) Reset

This command resets the display start line register, column address counter, and page address register to their initial status. This command does not affect on the display data RAM. For details, see the Reset circuit of the functional block explanation.

The counter and registers are reset after the Reset command has been entered.

| Ao | RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----|-----------|----|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | E2 |

When the power supply is turned on, a Reset signal is entered in the $\overline{\text{RES}}$ pin. The Reset command cannot be used instead of this Reset signal.

Power Save (compound command)

The system enters the power save state by switching the static drive on in the display off state, reducing the consumed current almost to static current. The internal state in the power save state is as follows:

- The LCD drive is stopped, and the segment and common drivers output the VDD level.
- Oscillating external clock entry is inhibited, and OSC2 becomes floating.
- The display data and the operation mode are held.

The power save state can be canceled by switching the display on or static drive off.

When the LCD drive voltage level is supplied by an externally-equipped resistance dividing circuit, the current flowing through the resistor must be cut by means of the power save signal.



9. ABSOLUTE MAXIMUM RATINGS

| Paramet | er | Symbol | Rating | Unit |
|--|------------------|------------|-----------------|-------|
| Supply voltage (1) | | Vss | -8.0 to +0.3 | V |
| Supply voltage (2) | pply voltage (2) | | -15.0 to +0.3 | V |
| Supply voltage (3) | | V1, V2, V3 | V3 to +0.3 | V |
| Input voltage | | Vin | Vss-0.3 to +0.3 | V |
| Output voltage | | Vo | Vss-0.3 to +0.3 | V |
| Power dissipation | | PD | 250 | mW |
| Operating temperature | | Topr | -40 to +85 | °C |
| Storage temperature | QFP | Tsta | -65 to +150 | °C |
| chip | | TSIG | -55 to +125 | |
| Soldering temperature × time (at lead) | | Tsol | 260, 10 | °C, s |

Notes: 1. All voltages are specified relative to VDD = 0 V.

2. The following relation must always hold $VDD \ge V1 \ge V2 \ge V3$.

3. Exceeding the absolute maximum ratings may cause permanent damage to the device. Functional operation under these conditions is not implied.

4. Moisture resistance of flat packages can be reduced during the soldering process, so care should be taken to avoid thermally stressing the package during board assembly.

10. DC CHARACTERISTICS

(Ta = -20 to 75 °C, VDD = 0 V)

| Pa | ramatar | Symbol | Condition | | | Rating | | Unit | Applicable Pin | |
|---------------|-------------------|---------|---------------------------------|-------------------|---------|--------|---------|-------------|----------------|--|
| га | ameter | Symbol | Contai | lion | Min. | Тур. | Max. | Unit | | |
| Operating | Recommended | Vee | | | -5.5 | -5.0 | -4.5 | V | Vee | |
| See note 1. | Allowable | V 33 | | | -7.0 | _ | -2.4 | v | V 55 | |
| | Recommended | Vo | | | -11.0 | _ | -3.5 | V | V3, | |
| Operating | Allowable | V 3 | | | -11.0 | — | -2.7 | V | See note 10. | |
| voltage (2) | Allowable | V1 | | | 0.6×V3 | — | Vdd | V | V1 | |
| | Allowable | V2 | | | V3 | _ | 0.4×V3 | V | V2 | |
| | input voltago | Viht | | | Vss+2.0 | _ | Vdd | V | See note 2 | |
| піGn-level | input voltage | Vінс | | | 0.2×Vss | — | Vdd | V | See note 3 | |
| | | Vilt | | | Vss | — | Vss+0.8 | V | See note 2 | |
| LOw-level I | nput voltage | VILC | | | Vss | _ | 0.8×Vss | v | See note 3 | |
| | | Vонт | Iон = -3.0 mA | | Vss+2.4 | _ | _ | | See note 4 | |
| HIGH-level | output voltage | VOHC1 | Iон = -2.0 mA | | Vss+2.4 | — | _ | V | See note 5 | |
| | | VOHC2 | Іон = –120 µА | | 0.2×Vss | — | _ | | OSC2 | |
| | | Volt | IOL = 3.0 mA | | — | _ | Vss+0.4 | | See note 4 | |
| LOW-level of | output voltage | VOLC1 | IOL = 2.0 mA | | — | _ | Vss+0.4 | V | See note 5 | |
| | | VOLC2 | IOL = 120 μA | | — | — | 0.8×Vss | | OSC2 | |
| Input leakag | je current | ILI . | | | -1.0 | — | 1.0 | μA | See note 6. | |
| Output leak | age current | Ilo | | | -3.0 | — | 3.0 | μA | See note 7. | |
| | ON register | PoN | To - 25 °C | V3 = -5.0 V | — | 5.0 | 7.5 | kO | SEG0 to 72, | |
| | | KUN | 14 = 25 C | V3 = -3.5 V | — | 10.0 | 50.0 | N22 | See note 11. | |
| Static currer | nt dissipation | IDD0 | $\overline{CS} = CL = VDD$ |) | — | 0.05 | 1.0 | μA | Vdd | |
| | | | During display | fosc = 4 kHz | — | 1.5 | 4.0 | | | |
| Dynamic cu | rrent dissipation | (ד) סטר | V3 = -5.0 V | $R_f = 1 M\Omega$ | — | 9.5 | 15.0 | μA | VUU | |
| | | IDD (2) | During assess for | cyc = 200 kHz | — | 300 | 500 | | See note 8. | |
| Input pin ca | pacitance | CIN | Ta = 25 °C, f = 1 | 1 MHz | — | 5.0 | 8.0 | pF | All input pins | |
| Occillation f | roquopov(| force | $R_f = 1.0 M\Omega \pm 2^\circ$ | %, Vss=-5.0V | 15 | 18 | 21 | ⊬ Ц¬ | Soo noto 0 | |
| | ечиенсу | 1050 | $R_f = 1.0 M\Omega \pm 2$ | %, Vss=–5.0V | 11 | 16 | 21 | KIIZ | See 11018 9. | |
| Reset time | | tR | | | 1.0 | _ | 1000 | μS | RES | |

Notes: 1. Operation over the specified voltage range is guaranteed, except where the supply voltage changes suddenly during CPU access.

- 2. A0, D0 to D7, \tilde{E} (or \overline{RD}), R/\overline{W} (or \overline{WR}) and \overline{CS}
- 3. CL, FR, M/\overline{S} and \overline{RES}
- 4. D0 to D7
- 5. FR
- 6. A0, E (or $\overline{\text{RD}}$), R/ $\overline{\text{W}}$ (or $\overline{\text{WR}}$), $\overline{\text{CS}}$, CL and M/ $\overline{\text{S}}$, $\overline{\text{RES}}$
- 7. When D0 to D7 and FR are high impedance.
- 8. During continual write access at a frequency of tcyc. Current consumption during access is effectively proportional to the access frequency.
- 9. See figure below for details
- 10. See figure below for details
- 11. For a voltage differential of 0.1 V between input (V1, ..., V2) and output (COM, SEG) pins. All voltages within specified operating voltage range.



Relationship between fosc, fFR and Rf

Relationship between fcL and FR



Operating bounds on Vss and V3



11. AC CHARACTERISTICS

• MPU Bus Read/Write I (80-family MPU)



(Ta = -20 to 75 °C, Vss = -5.0 V $\pm 10\%$)

| Signal | Devemetere | Symbol | Rat | ing | l lmit | Condition |
|----------|---------------------|--------|------|------|--------|-------------|
| Signai | Parameters | Symbol | Min. | Max. | Unit | Condition |
| | Address hold time | tAH8 | 10 | | ns | |
| AU, CS | Address setup time | tAW8 | 20 | | ns | |
| | System cycle time | tCYC8 | 1000 | | ns | |
| WR, RD | Control pulsewidth | tCC | 200 | — | ns | |
| | Data setup time | tDS8 | 80 | — | ns | |
| | Data setup time | tDH8 | 10 | | ns | |
| D0 10 D7 | RD access time | tACC8 | _ | 90 | ns | CL = 100 pF |
| | Output disable time | tCH8 | 10 | 60 | ns | |

Notes: 1. All parameter values for a Vss of -3.0 V are about 100% up of their value for a Vss of -5.0 V.

2. All inputs must have a rise and fall time of less than 15 ns.

• MPU Bus Read/Write II (68-family MPU)



 $(Ta = -20 \text{ to } 75 \text{ }^{\circ}\text{C}, \text{ Vss} = -5 \text{ V} \pm 10\%)$

| Circul | Devenuete | Paramotors | | Rat | ing | l lm it | Condition | |
|------------|--------------------|------------|--------|------|------|---------|--------------|--|
| Signai | Paramete | rs | Symbol | Min. | Max. | Unit | Condition | |
| | System cycle tin | ne | tCYC6 | 1000 | | ns | | |
| A0, CS,R/W | Address setup time | | tAW6 | 20 | | ns | | |
| | Address hold tim | ne | tAH6 | 10 | — | ns | | |
| | Data setup time | | tDS6 | 80 | | ns | | |
| D0 to D7 | Data hold time | tDH6 | 10 | | ns | | | |
| 201021 | Output disable ti | me | tOH6 | 10 | 60 | ns | CL = 100 pF | |
| | Access time | | tACC6 | _ | 90 | ns | 02 - 100 pi | |
| F | Enable Read | | tew | 100 | | ns | | |
| | pulse width | Write | | 8 | | ns | | |

Notes: 1. tcyc6 is the cycle time of CS.E, not the cycle time of E.
2. All parameter values for a Vss of -3.0 V are about 100% up of their value for a Vss of -5.0 V.

3. All inputs must have a rise and fall time of less than 15 ns.

• Display Control Signal Timing



Input

(Ta = -20 to 75 °C, Vss = -5.0 V $\pm 10\%$)

| Circul | Demonsterre | Cumhal | | Rating | _ | Unit | Condition | |
|--------|------------------------|--------|------|--------|------|------|-----------|--|
| Signal | Parameters | Symbol | Min. | TYP. | Max. | Unit | Condition | |
| | LOW-level pulse width | tWLCL | 35 | | | μs | | |
| CL | HIGH-level pulse width | tWHCL | 35 | _ | | μs | | |
| | Rise time | tr | | 30 | 150 | ns | | |
| FR | Fall time | tf | | 30 | 150 | ns | | |
| | FR delay time | tDFR | -2.0 | 0.2 | 2.0 | μs | | |

Output

 $(Ta = -20 \text{ to } 75 \text{ °C}, \text{ Vss} = -5.0 \text{ V} \pm 10\%)$

| Circul | Deremetere | Symbol | | Rating | | l lusit | Condition | |
|--------|---------------|--------|------|--------|------|---------|-------------|--|
| Signal | Parameters | Symbol | Min. | TYP. | Max. | Unit | | |
| FR | FR delay time | tDFR | | 0.2 | 0.4 | μs | CL = 100 pF | |

Notes: 1. The listed input tDFR applies to the S1D15400 in slave mode. The listed output tDFR applies to the S1D15400 in master mode.

2. All parameter values for a Vss of -3.0 V are about 100% up of their value for a Vss of -5.0 V.

Example Drive Waveforms (1/3 Bias, 1/4 duty)



12. MPU INTERFACE CONFIGURATION

80 Family MPU



68 Family MPU



13. LCD DRIVE INTERFACE CONFIGURATION

S1D15400 - S1D15400 (Internal Oscillator)



S1D15400 - S1D15400 (External clock)



- Notes: 1. The duty cycle of the slave must be the same as that for the master.
 2. If a system has two or more slave drivers a CMOS buffer will be required.

14. PANEL INTERFACE CONFIGURATION



7. S1D15600/601/602 Series

CONTENTS

| 1. | DESCRIPTION | 7-1 |
|----|--|------|
| 2. | FEATURES | 7-1 |
| 3. | BLOCK DIAGRAM | 7-2 |
| 4. | PAD | 7-3 |
| 5. | PIN DESCRIPTION | 7-5 |
| 6. | ABSOLUTE MAXIMUM RATINGS | 7-9 |
| 7. | FUNCTIONAL DESCRIPTION | '-21 |
| 8. | COMMANDS7 | '-40 |
| 9. | COMMAND DISCRIPTION-INSTRUCTION SETUP EXAMPLES | '-49 |

1. DESCRIPTION

The S1D15600/601/602 series is a single-chip LCD driver for dot-matrix liquid crystal displays. It accepts serial or 8-bit parallel display data directly from a micro-processor and stores data in an on-chip 166×65 -bit RAM.

The S1D15600/601/602 series features 167 common and segment outputs to drive either a 65×102 -pixel (S1D15600) display (4 rows × 6 columns with 16 × 16-pixel characters) or a 33×134 -pixel (S1D15601) display (2 rows × 8 columns with 16 × 16-pixel characters) or a 17×150 -pixel (S1D15602) display (1 row × 9 columns with 16 × 16 characters). In addition, two S1D15600s can be connected together to drive a 65×268 -pixel graphics display panel.

The S1D15600/601/602 series can read and write RAM data with the minimum current consumption as it does not require any external operation clock. Also, it has a built-in LCD power supply featuring the very low current consumption and, therefore, the display system of a high-performance but handy instrument can be realized by use of the minimum current consumption and LSI chip configuration.

The S1D15600/601/602 Series has the S1D15600, S1D15601 and S1D15602 available according to the duty.

2. FEATURES

• Wide variety of duty and display areas

| Model | Duty | LCD bias | Single-chip display area |
|----------|------|----------|-----------------------------|
| | 1/65 | | 65×102 |
| S1D15600 | 1/64 | 1/9 | 64×102 |
| 01010000 | 1/49 | 1/7 | 49×102 |
| | 1/48 | | 48 	imes 102 |
| | 1/33 | | 33 	imes 134 |
| S1D15601 | 1/32 | 1/7 | 32×134 |
| | 1/25 | 1/5 | 25 	imes 134 |
| | 1/24 | | 24 	imes 134 |
| S1D15602 | 1/17 | 1/5 | 17 × 150 |
| 51015002 | 1/16 | 1/5 | 16 × 150 |

Note: The LCD bias is obtained if the built-in power supply is used.

- On-chip 166 × 65-bit display RAM
- Direct relationship between RAM bits and display pixels.
- High speed Interfaces to 6800- and 8080-series microprocessors
- Selectable 8-bit parallel/serial interface
- Many command functions
- On-chip LCD power circuit including DC/DC voltage converter, voltage regulator and voltage followers.
- On-Chip Contrast control.
- Two types of VREG (Built-in power supply regulator temperature gradient).
- Type1 (S1D1560*D00**, S1D1560*D10**)...-0.2%/°C
- Type2 (S1D15600D14**)...0.00%/°C
- On-chip oscillator
- Ultra low power consumption
- Power Supply
- VDD VSS -2.4 V to -6.0 V VDD - V5 -3.5 V to -16.0 V
- Ta = -30 to $85^{\circ}C$
- CMOS process
- TCP, OTCP
- The system is not designed against the radio activity.

3. BLOCK DIAGRAM



4. PAD Pad layout



S1D15600/601/602 Series

PAD Center Coordinates

| PAD PIN X Y PAD PIN X Y No. Name No. Nam No. | PAD | Cente | r Coor | dinate | es | | | | | | | | | | U | nit : µm |
|--|-----|-------|--------|--------|-----|------|-------|-------|-----|------|-------|-------|-----|------|------|----------|
| No. Name A No. Name A L No. | PAD | PIN | x | Y | PAD | PIN | x | Y | PAD | PIN | x | Y | PAD | PIN | X | Y |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | No. | Name | ~ | | No. | Name | | · · | No. | Name | ~ | | No. | Name | | |
| 2 Va 3489 56 06 1694 110 060 -2211 166 0115 3189 4 Vz 3188 56 08 1494 112 060 -2211 1166 0116 3289 6 Vob 2889 60 010 1294 114 064 -1911 186 0118 3489 6 Vob 2889 60 010 1294 114 664 -1911 186 0118 3489 7 M/S 2755 61 011 1194 116 666 -1711 170 0120 3889 -2206 11 P/S 2151 65 015 794 119 069 -1411 173 0124 -2006 12 CS1 2001 66 016 644 120 071 -1211 175 0122 -2406 13 CS2 1800 167 <td< td=""><td> 1</td><td>V5</td><td>3640</td><td>2487</td><td>55</td><td>05</td><td>-3887</td><td>1794</td><td>109</td><td>059</td><td>-2411</td><td>-2487</td><td>163</td><td>0113</td><td>2989</td><td>-2487</td></td<> | 1 | V5 | 3640 | 2487 | 55 | 05 | -3887 | 1794 | 109 | 059 | -2411 | -2487 | 163 | 0113 | 2989 | -2487 |
| 3 No 3338 57 07 1594 111 061 -22111 166 0115 3189 5 Vi 3037 59 09 1394 113 063 -20111 166 0117 3389 6 Vio 3037 59 09 1394 113 063 -20111 166 0117 3389 7 M/S 2755 61 011 1194 115 065 -1811 169 0119 3589 9 SCL 2453 65 013 994 117 067 -1611 171 0121 3689 -2006 12 CSS 2010 66 016 694 120 070 -1311 174 0124 -1906 13 CSS 1850 67 017 594 121 071 1211 176 0122 -1806 14 C26 1699 68 018 4494 122 072 -1111 176 0122 -1806 170 | 2 | V4 | 3489 | | 56 | 06 | | 1694 | 110 | 060 | -2311 | | 164 | 0114 | 3089 | |
| | 3 | V3 | 3339 | | 57 | 07 | | 1594 | 111 | 061 | -2211 | | 165 | 0115 | 3189 | |
| 5 Vi 3037 59 09 1394 113 063 -2011 167 0117 3389 6 Vio 2889 60 010 1294 114 064 -1911 166 0113 3889 Image: Constraint of the constraint of t | 4 | V2 | 3188 | | 58 | 08 | | 1494 | 112 | 062 | -2111 | | 166 | 0116 | 3289 | |
| 6 Nob. 2889 60 010 1294 114 064 -1911 168 0118 3489 8 RES 2604 62 012 1094 116 066 -1711 170 0120 3689 ♥ 9 SCL 2453 63 013 994 116 066 -7111 170 0121 3887 -2206 11 P/S 2151 66 015 794 119 068 -1411 173 0123 -2006 12 CS3 1850 67 017 594 120 071 -1211 176 0125 -1806 13 CS2 1850 67 017 594 124 074 -911 176 0126 -1706 14 C86 1699 68 018 494 122 072 -1111 176 0127 -1506 15 A0 1548 69 019 394 123 073 -011 17017 11021 -1506 | 5 | V1 | 3037 | | 59 | 09 | | 1394 | 113 | 063 | -2011 | | 167 | 0117 | 3389 | |
| 7 M/S 2755 61 011 1194 115 065 -1811 170 012 3689 V 9 SCL 2453 63 013 194 117 067 -1611 171 1021 3889 V 10 SI 2302 64 014 894 118 066 -1711 171 121 3887 -2206 12 CS1 2001 66 016 694 120 070 -1311 174 0124 -1006 13 CS2 1850 67 017 594 121 071 -1211 176 0125 -1806 14 C66 1599 68 019 344 123 071 -1111 176 0125 -1806 14 C66 1548 69 019 349 123 071 -1111 176 0125 -1806 15 A0 1548 69 019 349 120 072 -1111 180 0130 <t< td=""><td>6</td><td>Vdd</td><td>2889</td><td></td><td>60</td><td>010</td><td></td><td>1294</td><td>114</td><td>064</td><td>-1911</td><td></td><td>168</td><td>0118</td><td>3489</td><td></td></t<> | 6 | Vdd | 2889 | | 60 | 010 | | 1294 | 114 | 064 | -1911 | | 168 | 0118 | 3489 | |
| 8 RES 2004 62 012 1094 116 066 -1711 170 0120 3688 ♥ 9 SCL 2453 63 014 994 117 067 -6611 171 171 0121 3887 -2206 11 P/S 2151 65 016 694 120 070 -1311 174 0122 -2006 12 CS1 2001 66 016 694 120 070 -3111 177 0122 -1106 13 CS2 1850 67 017 594 121 071 -1211 176 0126 -1706 14 CS2 184 620 019 394 123 073 -0111 177 0121 194 125 075 -811 179 0129 -1406 16 WR 1397 70 023 -6 127 077 -6111 181 0131 -1206 17 RD 1247 71 021 | 7 | M/S | 2755 | | 61 | 011 | | 1194 | 115 | 065 | -1811 | | 169 | 0119 | 3589 | |
| 9 SCL 2453 63 013 994 117 067 -611 171 10121 3887 -2206 11 P/S 2551 65 015 794 119 068 -1511 172 0123 -2006 12 CSI 2001 66 016 694 120 070 -3111 174 0123 -2006 13 CSE 1850 67 017 594 120 070 -1311 174 0124 -1306 14 C26 1599 68 019 394 123 071 -1211 176 0125 -1806 15 A0 1548 69 019 394 123 073 -0111 177 0122 -1406 16 WR 1397 70 020 294 126 076 -7111 180 0130 -1306 19 D0 945 73 026 -206 129 079 -4111 186 0130 -1006 | 8 | RES | 2604 | | 62 | 012 | | 1094 | 116 | 066 | -1711 | | 170 | 0120 | 3689 | ▼ |
| 10 SI 2302 64 014 894 118 068 -1511 172 0122 -2106 11 P/S 2151 65 015 794 119 069 -1411 173 0123 -2006 13 CS2 1850 67 017 594 121 071 -1211 175 0124 -1806 14 C86 16899 88 018 494 122 072 -1111 176 0126 -1706 15 A0 1548 69 019 394 123 073 -1011 177 0128 -1606 16 WR 1397 70 020 294 126 076 -711 180 0130 -1306 19 D0 945 73 023 -6 127 077 -611 181 0131 -1206 20 D1 794 74 024 -106 128 078 -511 182 0133 -1006 20 <t< td=""><td>9</td><td>SCL</td><td>2453</td><td></td><td>63</td><td>013</td><td></td><td>994</td><td>117</td><td>067</td><td>-1611</td><td></td><td>171</td><td>0121</td><td>3887</td><td>-2206</td></t<> | 9 | SCL | 2453 | | 63 | 013 | | 994 | 117 | 067 | -1611 | | 171 | 0121 | 3887 | -2206 |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | 10 | SI | 2302 | | 64 | 014 | | 894 | 118 | 068 | -1511 | | 172 | 0122 | | -2106 |
| 12 $CS1$ 2001 66 016 694 120 070 -1311 174 0124 -1906 13 CS2 1850 67 017 594 121 071 -1211 175 0125 -1806 14 C66 189 68 018 494 122 072 -1111 176 0126 -1706 15 A0 1548 69 019 394 123 073 -1011 177 0127 -1606 16 WR 1397 70 020 294 124 074 -911 178 0128 -1506 19 D0 945 73 023 -6 127 077 -6111 181 0130 -1306 20 D1 794 74 024 -106 128 078 -5111 182 0132 -1106 2 D3 493 76 025 -206 129 079 -411 183 0133 -1006 310 081 | 11 | P/S | 2151 | | 65 | 015 | | 794 | 119 | 069 | -1411 | | 173 | 0123 | | -2006 |
| 13 CS2 1850 67 017 594 121 071 -1211 175 0125 -1806 14 C86 1699 68 018 494 122 072 -1111 176 0126 -1706 15 AO 1548 69 019 394 123 073 -1011 177 0127 -1606 16 WR 1397 70 020 294 124 074 -911 178 0128 -1506 18 Vss 1077 72 022 94 126 076 -7111 180 0130 -1306 20 D1 794 74 024 -106 128 078 -5111 182 0132 -1106 21 03 433 76 026 -206 130 080 -311 184 0134 -306 22 03 493 76 027 -406 131 081 -111 185 0135 -806 20 <td< td=""><td>12</td><td>CS1</td><td>2001</td><td></td><td>66</td><td>016</td><td></td><td>694</td><td>120</td><td>070</td><td>-1311</td><td></td><td>174</td><td>0124</td><td></td><td>-1906</td></td<> | 12 | CS1 | 2001 | | 66 | 016 | | 694 | 120 | 070 | -1311 | | 174 | 0124 | | -1906 |
| 14C86168018494122072-11111760126-170615 $\underline{A0}$ 154869019394123073-10111770127-160616WR139770020294124074-9111780128-150617RD124771021194125075-8111800130-130619D094573023-6127077-6111810131-120620D179474024-106128078-5111820132-110621D264375025-206129079-4111830133-30623D434277027-406131081-2111850135-80624D519176026-306132082-11111860136-70625D64079029-606133083-1111860136-70625D64079029-9061300851891890139-40626D7-11180033-1061370873891910140-30629SYNC-56383033-1061370873891910141-20630FR-714< | 13 | CS2 | 1850 | | 67 | 017 | | 594 | 121 | 071 | -1211 | | 175 | 0125 | | -1806 |
| 15 A0 1548 69 019 394 123 073 -1011 177 0127 -16066 16 WR 1397 70 020 294 124 074 -911 178 0128 -15066 17 RD 1247 71 021 194 125 075 -811 179 0129 -1406 18 Vss 1077 72 022 94 126 076 -711 180 0130 -1306 20 D1 794 74 024 -106 128 078 -511 182 0132 -1106 21 D2 643 75 025 -206 128 080 -311 183 0133 -1006 22 D3 433 76 026 -306 130 080 -311 185 0135 -806 22 D5 191 78 028 -506 132 082 -111 186 0135 -806 25 D6 </td <td>14</td> <td>C86</td> <td>1699</td> <td></td> <td>68</td> <td>018</td> <td></td> <td>494</td> <td>122</td> <td>072</td> <td>-1111</td> <td></td> <td>176</td> <td>0126</td> <td></td> <td>-1706</td> | 14 | C86 | 1699 | | 68 | 018 | | 494 | 122 | 072 | -1111 | | 176 | 0126 | | -1706 |
| 16 WR 1397 70 020 294 124 074 -911 178 0128 -1506 17 RD 1247 71 021 194 125 075 -811 179 0129 -1406 18 VSs 1077 72 022 94 126 076 -711 180 0130 -1306 19 D0 945 73 023 -6 127 077 -611 181 0131 -1206 20 D1 794 74 024 -106 128 078 -511 182 0133 -1006 21 D2 643 75 025 -206 129 079 -411 185 0133 -1006 23 D4 342 77 027 -406 131 081 -211 186 0133 -806 24 D5 191 78 028 -506 132 082 -111 186 0136 -706 25 D6 | 15 | A0 | 1548 | | 69 | 019 | | 394 | 123 | 073 | -1011 | | 177 | 0127 | | -1606 |
| 17 $\overline{\text{ND}}$ $\overline{\text{1247}}$ 71 021 194125 075 -811179 0129 -140618VSs107772 022 94126 076 -711180 0130 -130620D179474 024 -106128 078 -511182 0132 -110621D264375 025 -206129 079 -411183 0133 -100622D349376 026 -306130080-311184 0134 -90623D434277 027 -406131081-211185 0135 -80624D519178028-506132082-111186 0136 -70625D64079029-606133083-11187 0137 -60626D7-11180030-70613408489188 0138 -50626D7-11180034-10061370873891910140-30627DYO-26181031-8061360862891900140-30628CLO-41282032-9061360862891900140-30630SC1-101586036-12061390895831930 | 16 | WR | 1397 | | 70 | 020 | | 294 | 124 | 074 | -911 | | 178 | 0128 | | -1506 |
| 18VSs10777202294126076-7111800130-130619D094573023-6127077-6111810131-120620D179474024-106128078-5111820132-110621D264375025-206129079-4111830133-100622D349376026-306130080-3111840134-90623D434277027-4406131081-2111850135-80624D519178028-506132082-1111860136-70625D64079029-606133083-1111870137-60626D7-11180030-706134084891880138-50627DYO-26181031-8061350851891890140-30628CLO-41282032-9061360862891900140-30630FR-71484034-11061380884891920142-10631CL-86585035-12061390895891930143-632OSC1 | 17 | RD | 1247 | | 71 | 021 | | 194 | 125 | 075 | -811 | | 179 | 0129 | | -1406 |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | 18 | Vss | 1077 | | 72 | 022 | | 94 | 126 | 076 | -711 | | 180 | 0130 | | -1306 |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | 19 | D0 | 945 | | 73 | 023 | | -6 | 127 | 077 | -611 | | 181 | 0131 | | -1206 |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | 20 | D1 | 794 | | 74 | 024 | | -106 | 128 | 078 | -511 | | 182 | 0132 | | -1106 |
| 22D349376026-306130080-3111840134-90623D434277027-406131081-2111850135-80624D519178028-506132082-1111860136-70625D64079029-606133083-111870137-60626D7-11180030-706134084891880138-50627DYO-26181031-8061350851891890139-40628CLO-41282032-9061360862891900140-30629SYNC-56383033-11061380884891920142-10630FR-71484034-11061380885891930143-632OSC2-101586036-130614009068919401449433OSC1-116687037-1406141091789195014519434T2-131788038-1506142092889196014629435T1-146889039-1606143093989197014739436Vs< | 21 | D2 | 643 | | 75 | 025 | | -206 | 129 | 079 | -411 | | 183 | 0133 | | -1006 |
| 23D434277027 -406 131081 -211 1850135 -806 24D519178028 -506 132082 -111 1860136 -706 25D64079029 -606 133083 -111 1870137 -606 26D7 -111 80030 -706 134084891880138 -506 27DYO-26181031 -806 1350851891890139 -406 28CLO -412 82032 -906 1360862891900140 -306 29SYNC -563 83033 -1006 1370873891910141 -206 30FR -714 84034 -1106 1380884891920142 -106 31CL-86585035 -1206 1390895891930143 -6 32OSC1 -1166 87037 -1406 141091789195014519434T2 -1317 88038 -1506 142092889196014629435T1 -1468 89039 -1606 143093989197014739436Vs -1638 90040 -1706 1440941089< | 22 | D3 | 493 | | 76 | 026 | | -306 | 130 | 080 | -311 | | 184 | 0134 | | -906 |
| 24D519178028 -506 132082 -111 1860136 -706 25D64079029 -606 133083 -111 1870137 -606 26D7 -111 80030 -706 134084891880138 -506 26D7 -261 81031 -806 1350851891890139 -406 28CLO -412 82032 -906 1360862891900140 -306 29SYNC -563 83033 -1006 1370873891910141 -206 30FR -7114 84034 -1106 1380884891920142 -106 31CL -865 85035 -1206 1390895891930143 -6 32OSC2 -1015 86036 -1306 14009068919401449433OSC1 -1166 87037 -1406 141091789195014519435T1 -1468 89039 -1606 143093989197014739436Vss -1638 90040 -1706 144094198014849437CAP1+ -1789 91041 -1806 14509511891 | 23 | D4 | 342 | | 77 | 027 | | -406 | 131 | 081 | -211 | | 185 | 0135 | | -806 |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | 24 | D5 | 191 | | 78 | 028 | | -506 | 132 | 082 | -111 | | 186 | 0136 | | -706 |
| 26 D7 -111 80 030 -706 134 084 89 188 0138 -506 27 DYO -261 81 031 -806 135 085 189 189 0139 -406 28 CLO -412 82 032 -906 136 086 289 190 0140 -306 29 SYNC -563 83 033 -1006 137 087 389 191 0141 -206 30 FR -714 84 034 -1106 138 088 489 192 0142 -106 31 CLC -865 85 035 -1206 130 090 689 194 0144 94 33 OSC1 -1166 87 037 -1406 141 091 789 195 0145 194 34 T2 -1317 88 038 -1506 142 092 889 196 0146 294 35 T1 </td <td>25</td> <td>D6</td> <td>40</td> <td></td> <td>79</td> <td>029</td> <td></td> <td>-606</td> <td>133</td> <td>083</td> <td>-11</td> <td></td> <td>187</td> <td>0137</td> <td></td> <td>-606</td> | 25 | D6 | 40 | | 79 | 029 | | -606 | 133 | 083 | -11 | | 187 | 0137 | | -606 |
| 27DYO-26181031-8061350851891890139-40628CLO-41282032-9061360862891900140-30629SYNC-56383033-10061370873891910141-20630FR-71484034-11061380884891920142-10631CL-86585035-12061390895891930143-632OSC2-101586036-130614009068919401449433OSC1-116687037-1406141091789195014519434T2-131788038-1506142092889196014629435T1-146889039-1606143093989197014739436Vss-163890040-17061440941089198014849437CAP1+-178991041-18061450951189199014959438CAP2224194044-21061480981489202015069439CAP2+-209093043-200614709713892030153994< | 26 | D7 | -111 | | 80 | 030 | | -706 | 134 | 084 | 89 | | 188 | 0138 | | -506 |
| 28CLO-41282032-9061360862891900140-30629SYNC-56383033-10061370873891910141-20630FR-71484034-11061380884891920142-10631CL-86585035-12061390895891930143-632OSC2-101586036-130614009068919401449433OSC1-116687037-1406141091789195014519434T2-131788038-1506142092889196014629435T1-146889039-1606143093989197014739436Vss-163890040-17061440941089198014849437CAP1+-178991041-18061450951189199014959438CAP1193992042-19061460961289200015066439CAP2+-209093043-20061470971389201015179440CAP2224194044-210614809814892020152884< | 27 | DYO | -261 | | 81 | 031 | | -806 | 135 | 085 | 189 | | 189 | 0139 | | -406 |
| 29SYNC-56383033-10061370873891910141-20630FR-71484034-11061380884891920142-10631CL-86585035-12061390895891930143-632OSC2-101586036-130614009068919401449433OSC1-116687037-1406141091789195014519434T2-131788038-1506142092889196014629435T1-146889039-1606143093989197014739436Vss-163890040-17061440941089198014849437CAP1+-178991041-18061450951189199014959436CAP2220193043-20061470971389201015179440CAP2224194044-21061480981489202015288441Vout-239295045 \checkmark -22061490991589203015399442Vs-254396046-3711-247150010016892040 | 28 | CLO | -412 | | 82 | 032 | | -906 | 136 | 086 | 289 | | 190 | 0140 | | -306 |
| 30FR-71484034-11061380884891920142-10631CL-86585035-12061390895891930143-632OSC2-101586036-130614009068919401449433OSC1-116687037-1406141091789195014519434T2-131788038-1506142092889196014629435T1-146889039-1606143093989197014739436Vss-163890040-17061440941089198014849437CAP1+-178991041-18061450951189199014959438CAP1193992042-19061460961289200015069439CAP2+-200093043-20061470971389201015179440CAP2224194044-21061480981489202015289441Vour-239295045V-22061470971389203015399442V5-254396046-3711-248715001001689204 | 29 | SYNC | -563 | | 83 | 033 | | -1006 | 137 | 087 | 389 | | 191 | 0141 | | -206 |
| 31CL-86585035-12061390895891930143-632OSC2-101586036-130614009068919401449433OSC1-116687037-1406141091789195014519434T2-131788038-1506142092889196014629435T1-146889039-1606143093989197014739436VSs-163890040-17061440941089198014849437CAP1+-178991041-18061450951189199014959438CAP1193992042-19061460961289200015069439CAP2+-209093043-20061470971389201015179440CAP2224194044-21061480981489202015289441Vour-239295045V-22061490991589203015399442V5-254396046-3711-2487150010016892040154109443VR-267497047-361115101011789205< | 30 | FR | -714 | | 84 | 034 | | -1106 | 138 | 088 | 489 | | 192 | 0142 | | -106 |
| 32OSC2 -1015 86036 -1306 14009068919401449433OSC1 -1166 87037 -1406 141091789195014519434T2 -1317 88038 -1506 142092889196014629435T1 -1468 89039 -1606 143093989197014739436Vss -1638 90040 -1706 1440941089198014849437CAP1+ -1789 91041 -1806 1450951189199014959438CAP2- -2241 94044 -2106 1480961289200015069439CAP2+ -2090 93043 -2006 1470971389201015179440CAP2- -2241 94044 -2106 1480981489202015289441Vout -2392 95045 \mathbf{V} -2206 1490991589203015399442V5 -2543 96046 -3711 -2487 150010016892040154109443VR -2674 97047 -3611 155010218892060155119444V1 -2995 99049 <td< td=""><td>31</td><td>CL</td><td>-865</td><td></td><td>85</td><td>035</td><td></td><td>-1206</td><td>139</td><td>089</td><td>589</td><td></td><td>193</td><td>0143</td><td></td><td>-6</td></td<> | 31 | CL | -865 | | 85 | 035 | | -1206 | 139 | 089 | 589 | | 193 | 0143 | | -6 |
| 33OSC1-116687037-1406141091789195014519434T2-131788038-1506142092889196014629435T1-146889039-1606143093989197014739436Vss-163890040-17061440941089198014849437CAP1+-178991041-18061450951189199014959438CAP2+-209093043-20061470971389201015179440CAP2224194044-21061480981489202015289441Vour-239295045 \checkmark -22061490991589203015399442V5-254396046-3711-2487150010016892040154109443VR-267497047-3611152010218892060156129444Vb-299599049-3311152010118892060156129445V1-299599049-3311155010521892090159159446V2-3146100050-331115501052189 | 32 | OSC2 | -1015 | | 86 | 036 | | -1306 | 140 | 090 | 689 | | 194 | 0144 | | 94 |
| 34T2-131788038-1506142092889196014629435T1-146889039-1606143093989197014739436Vss-163890040-17061440941089198014849437CAP1+-178991041-18061450951189199014959438CAP2+-209093043-20061470971389201015179440CAP2224194044-21061480981489202015289441Vout-239295045 \checkmark -22061490991589203015399442Vs-267497047-3611151010117892050155119444Vb-284498048-3511152010218892060156129445V1-299599049-3411153010319892070157139446V2-3146100050-3311154010420892080158149447V3-3297101051-3211155010521892090159159448V4-3447102052-311115601062289210 <td< td=""><td>33</td><td>OSC1</td><td>-1166</td><td></td><td>87</td><td>037</td><td></td><td>-1406</td><td>141</td><td>091</td><td>789</td><td></td><td>195</td><td>0145</td><td></td><td>194</td></td<> | 33 | OSC1 | -1166 | | 87 | 037 | | -1406 | 141 | 091 | 789 | | 195 | 0145 | | 194 |
| 35 T1 -1468 89 039 -1606 143 093 989 197 0147 394 36 Vss -1638 90 040 -1706 144 094 1089 198 0148 494 37 $CAP1+$ -1789 91 041 -1806 145 095 1189 199 0149 594 38 $CAP1+$ -1939 92 042 -1906 146 096 1289 200 0150 694 39 $CAP2+$ -2090 93 043 -2006 147 097 1389 201 0151 794 40 $CAP2 -2241$ 94 044 -2106 148 098 1489 202 0152 894 41 $Vour$ -2392 95 045 \checkmark -2206 149 099 1589 203 0153 994 42 V_5 -2543 96 046 -3711 -2487 150 0100 1689 204 0154 1094 43 VR -2674 97 047 -3611 151 0101 1789 205 0155 1194 44 VDD -2844 98 048 -3511 152 0102 1889 206 0156 1294 45 $V1$ -2995 99 049 -3411 153 0103 1989 207 0157 1394 <td< td=""><td>34</td><td>T2</td><td>-1317</td><td></td><td>88</td><td>038</td><td></td><td>-1506</td><td>142</td><td>092</td><td>889</td><td></td><td>196</td><td>0146</td><td></td><td>294</td></td<> | 34 | T2 | -1317 | | 88 | 038 | | -1506 | 142 | 092 | 889 | | 196 | 0146 | | 294 |
| 36Vss-163890040-17061440941089198014849437CAP1+-178991041-18061450951189199014959438CAP1193992042-19061460961289200015069439CAP2+-209093043-20061470971389201015179440CAP2224194044-21061480981489202015289441Vout-239295045V-22061490991589203015399442V5-254396046-3711-2487150010016892040154109443VR-267497047-3611151010117892050155119444VDD-284498048-3511152010218892060156129445V1-299599049-3411153010319892070157139446V2-3146100050-3311154010420892080158149447V3-3297101051-3211155010521892090159159448V4-3447102052-311115601062289 | 35 | T1 | -1468 | | 89 | 039 | | -1606 | 143 | 093 | 989 | | 197 | 0147 | | 394 |
| 37CAP1+ $\cdot 1789$ 91041 $\cdot 1806$ 1450951189199014959438CAP1- $\cdot 1939$ 92042 $\cdot 1906$ 1460961289200015069439CAP2+ $\cdot 2090$ 93043 -2006 1470971389201015179440CAP2- $\cdot 2241$ 94044 -2106 1480981489202015289441Vout $\cdot 2392$ 95045 \checkmark $\cdot 2206$ 1490991589203015399442V5 $\cdot 2543$ 96046 $\cdot 3711$ $\cdot 2487$ 150010016892040154109443VR $\cdot 2674$ 97047 $\cdot 3611$ 151010117892050155119444VDD $\cdot 2844$ 98048 $\cdot 3511$ 152010218892060156129445V1 $\cdot 2995$ 99049 $\cdot 3411$ 153010319892070157139446V2 $\cdot 3146$ 100050 $\cdot 3311$ 154010420892080158149447V3 $\cdot 3297$ 101051 $\cdot 3211$ 155010521892090159159448V4 $\cdot 3447$ 102052 $\cdot 3111$ 156010622892100160169449V5 $\cdot 3$ | 36 | Vss | -1638 | | 90 | 040 | | -1706 | 144 | 094 | 1089 | | 198 | 0148 | | 494 |
| 38 CAP1- -1939 92 042 -1906 146 096 1289 200 0150 694 39 CAP2+ -2090 93 043 -2006 147 097 1389 201 0151 794 40 CAP2- -2241 94 044 -2106 148 098 1489 202 0152 894 41 Vout -2392 95 045 -2206 149 099 1589 203 0153 994 42 V5 -2543 96 046 -3711 -2487 150 0100 1689 204 0154 1094 43 VR -2674 97 047 -3611 151 0101 1789 205 0155 1194 44 VDD -2844 98 048 -3511 152 0102 1889 206 0156 1294 45 V1 -2995 99 049 -3411 153 0103 1989 207 0157 1394 | 37 | CAP1+ | -1789 | | 91 | 041 | | -1806 | 145 | 095 | 1189 | | 199 | 0149 | | 594 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 38 | CAP1- | -1939 | | 92 | 042 | | -1906 | 146 | 096 | 1289 | | 200 | 0150 | | 694 |
| 40 CAP2- -2241 94 044 -2106 148 098 1489 202 0152 894 41 Vour -2392 95 045 -2206 149 099 1589 203 0153 994 42 V5 -2543 96 046 -3711 -2487 150 0100 1689 204 0154 1094 43 VR -2674 97 047 -3611 151 0101 1789 205 0155 1194 44 VDD -2844 98 048 -3511 152 0102 1889 206 0156 1294 45 V1 -2995 99 049 -3411 153 0103 1989 207 0157 1394 46 V2 -3146 100 050 -3311 155 0105 2189 209 0159 1594 48 V4 -3447 102 052 -3111 156 0106 2289 210 0160 1694 | 39 | CAP2+ | -2090 | | 93 | 043 | | -2006 | 147 | 097 | 1389 | | 201 | 0151 | | 794 |
| 41 Vour -2392 95 045 V -2206 149 099 1589 203 0153 994 42 V5 -2543 96 046 -3711 -2487 150 0100 1689 204 0154 1094 43 VR -2674 97 047 -3611 151 0101 1789 205 0155 1194 44 VDD -2844 98 048 -3511 152 0102 1889 206 0156 1294 45 V1 -2995 99 049 -3411 153 0103 1989 207 0157 1394 46 V2 -3146 100 050 -3311 155 0105 2189 209 0159 1594 48 V4 -3447 102 052 -3111 156 0106 2289 210 0160 1694 49 V5 -3598 103 053 -3011 157 0107 2389 211 0161 | 40 | CAP2- | -2241 | | 94 | 044 | | -2106 | 148 | 098 | 1489 | | 202 | 0152 | | 894 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 41 | Vout | -2392 | | 95 | 045 | ♥ | -2206 | 149 | 099 | 1589 | | 203 | 0153 | | 994 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 42 | V5 | -2543 | | 96 | 046 | -3711 | -2487 | 150 | 0100 | 1689 | | 204 | 0154 | | 1094 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 43 | VR | -2674 | | 97 | 047 | -3611 | | 151 | 0101 | 1789 | | 205 | 0155 | | 1194 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 44 | Vn | -2844 | | 98 | 048 | -3511 | | 152 | 0102 | 1889 | | 206 | 0156 | | 1294 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 45 | V1 | -2995 | | 99 | 049 | -3411 | | 153 | 0103 | 1989 | | 207 | 0157 | | 1394 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 46 | V2 | -3146 | | 100 | 050 | -3311 | | 154 | 0104 | 2089 | | 208 | 0158 | | 1494 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 47 | V3 | -3297 | | 101 | 051 | -3211 | | 155 | 0105 | 2189 | | 209 | 0159 | | 1594 |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | 48 | V4 | -3447 | | 102 | 052 | -3111 | | 156 | 0106 | 2289 | | 210 | 0160 | | 1694 |
| 10 10 100 000 -3887 2294 104 054 -2911 158 0108 2489 212 0162 1894 51 01 2194 105 055 -2811 159 0109 2589 213 0163 1994 52 02 2094 106 056 -2711 160 0110 2689 214 0164 2094 53 03 1994 107 057 -2611 161 0111 2789 215 0165 2194 | 49 | V5 | -3598 | ★ | 103 | 053 | -3011 | | 157 | 0107 | 2389 | | 211 | 0161 | | 1794 |
| 51 01 2194 105 055 -2811 159 0109 2589 213 0163 1994 52 02 2094 106 056 -2711 160 0110 2689 214 0164 2094 53 03 1994 107 057 -2611 161 0111 2789 215 0165 2194 | 50 | 00 | -3887 | 2294 | 104 | 054 | -2911 | | 158 | 0108 | 2489 | | 212 | 0162 | | 1894 |
| 52 02 2094 106 056 -2711 160 0110 2689 214 0164 2094 53 03 1994 107 057 -2611 161 0111 2789 215 0165 2194 | 51 | 01 | | 2194 | 105 | 055 | -2811 | | 159 | 0109 | 2589 | | 213 | 0163 | | 1994 |
| 53 03 1994 107 057 -2611 161 0111 2789 215 0165 2194 | 52 | 02 | | 2094 | 106 | 056 | -2711 | | 160 | 0110 | 2689 | | 214 | 0164 | | 2094 |
| | 53 | 03 | | 1994 | 107 | 057 | -2611 | | 161 | 0111 | 2789 | | 215 | 0165 | | 2194 |
| 54 04 ▼ 1894 108 058 -2511 ▼ 162 0112 2889 ▼ 216 COMI ▼ 2294 | 54 | 04 | ★ | 1894 | 108 | 058 | -2511 | 🗡 | 162 | 0112 | 2889 | ¥ | 216 | СОМІ | 🛉 | 2294 |

5. PIN DESCRIPTION

Power Supply

| Name | I/O | | Description | | | | | | | | |
|----------|--------|--|---|---|---|----------|----|--|--|--|--|
| Vdd | Supply | 5V supply. | 5V supply. Common to MPU power supply pin Vcc. | | | | | | | | |
| Vss | | Ground | Jround | | | | | | | | |
| V1 to V5 | Supply | LCD driver LCD cellis operationa determined relationsh VDD ≥ V0 ≥ When mas | supply voltages. impedance-convert l amplifier for app d on a VDD- basis ip. The voltages r $V_1 \ge V_2 \ge V_3 \ge V$ ter mode selects, | The voltage determination of the voltage determination of the provided set of the pro | ermined by the ve divider or an s should be he following ollowing relationsh e generated on-ch | p. p. | 11 | | | | |
| | | | S1D15600D00B* | S1D15600D10B* S1D15601D00B* | S1D15601D10B* S1D15602D00B* | | | | | | |
| | | V 1 | V 1 1/9 V5 1/7 V5 1/5 V5 | | | | | | | | |
| | | V2 | 2/9 V5 | | | | | | | | |
| | | V3 | 7/9 V5 | | | | | | | | |
| | | V4 | 8/9 V5 | 6/7 V5 | 4/5 V5 | | | | | | |

LCD Driver Supplies

| Name | I/O | | Description | | | | | | | | | |
|--------|-----|---------|--|--------------------|----------------------------------|-------------|---|--|--|--|--|--|
| CAP1+ | 0 | DC/DC | C/DC voltage converter capacitor 1 positive connection | | | | | | | | | |
| CAP1- | 0 | DC/DC | C/DC voltage converter capacitor 1 negative connection | | | | | | | | | |
| CAP2+ | 0 | DC/DC | C/DC voltage converter capacitor 2 positive connection | | | | | | | | | |
| CAP2– | 0 | DC/DC | voltag | 1 | | | | | | | | |
| Vout | I/O | DC/DC | voltag | 1 | | | | | | | | |
| Vr | I | Voltage | e adjus | VDD and V5 | 1 | | | | | | | |
| | | using a | a resisti | ve divider. | | | | | | | | |
| T1, T2 | I | Liquid | crystal | power control term | inals | | 2 | | | | | |
| | | T1 | Т2 | Boosting circuit | Voltage regulation circuit | V/F circuit | | | | | | |
| | | LOW | LOW | Valid | Valid | Valid | | | | | | |
| | | LOW | HIGH | | | | | | | | | |
| | | HIGH | LOW | Invalid | Valid | Valid | | | | | | |
| | | HIGH | HIGH | | | | | | | | | |
| | | | | | | | | | | | | |

Microprocessor Interface

| Name | I/O | | Number of pins | | | | | | |
|------------------------|-----|----------------------------------|--|---|--|------------------------------------|----------------------------|-----------------|---|
| D0 to D7 | I/O | Data i | Data inputs/outputs | | | | | | |
| A0 | I | Contro of the When When | ol/display da microproce LOW, the o HIGH, the | ata flag input essor addres data on D0 to data on D0 t | t. This is s bus. o D7 is c o D7 is c | connect ontrol da lisplay da | ed to the L ta. ata. | SB | 1 |
| RES | I | Reset | input. Sys | tem is reset | and initia | lized wh | en LOW. | | 1 |
| $\overline{CS1}$, CS2 | I | <u>Chip</u> s CS1 is | select inputs s LOW and | s. Data inpu CS2 is HIGI | t/output i H. | s enable | d when | | 2 |
| RD (E) | I | Read | enable inpu | ut. See note | . 1 | | | | 1 |
| WR (R/W) | I | Write | enable inpu | It. See note | . 2 | | | | 1 |
| C86 | I | Micro 8080- | processor ir series. HIG | nterface sele 3H when inte | ct input. erfacing to | LOW wh b 6800-s | nen interfac eries. | cing to | 1 |
| SI | I | Serial | data input | | | | | | 1 |
| SCL | I | Serial conve | clock input rted to 8-bit | . Data is rea t parallel data | ad on the a. | rising ec | lge of SCL | and | 1 |
| P/S | I | Parall | el/serial dat | a input selec | ct | | | | 1 |
| | | P/S | Operating mode | Chip select | Data/co- mmand | Data input/ output | Read/write | Serial clock | |
| | | HIGH | Parallel | _ | | | | | |
| | | LOW | LOW Serial CS1, CS2 A0 SI Write only SCL | | | | | | |
| | | In ser HZ, R and S | al mod <u>e, d</u> a D and WR CL must be | ata cannot be must be HIG HIGH or LC | e read from H or LO W. | m the RA W. In pa | M, and D0 rallel mode | to D7, e, SI | |

Note 1

When interfacing to 8080-series microprocessors, $\overline{\text{RD}}$ is active-LOW. When interfacing to 6800-series microprocessors, they are active-HIGH.

Note 2

When interfacing to 8080-series microprocessors, \overline{WR} is active-LOW. When interfacing to 6800-series microprocessors, It will be read mode when \overline{WR} is high and It will be write mode when \overline{WR} is LOW.

Oscillator and Timing Control

| Name | I/O | | Description | | | | | | | | | Number of pins |
|------|-----|---|---|---|--|---|-----------------------------------|--------------------------------|-------------------------|------------------------|--------------------|----------------|
| OSCI | I | Connee When I and OS amplifie | Connecting pins for feedback resistors of the built-in oscillator When M/S = HIGH: Connect oscillator resistor Rf to the OSC1 and OSC2 pins. The OSC2 pin is used for output of the oscillato amplifier. | | | | | | | | | 2 |
| OSC2 | I/O | When I signal. level w | When M/S = LOW: The OSC2 pin is used for input of oscillation ignal. The OSC1 pin should be left open. Fix the CL pin to theVs evel when using the internal oscillator circuit as the display clock | | | | | | | | on eVss ock. | 2 |
| CL | I | Display of CL a use ex reset th | clock and the ternal is LSI | input. Th display p display clo by RES p | e line cou battern is c bck, OSC bin. | nter incre output on 1 = HIGH | emen the f I, OS | its on falling C2 = | the ri edge LOW | sing e. Wi and | edge nen | 1 |
| CLO | 0 | Display signal i commo | Display clock output. When using the master operation, the clock ignal is output on this pin. Connect CLO to YSCL on the common driver. | | | | | | | | ock | 1 |
| M/S | I | Master/ and sla | /slave : ave ge | select inp ts them. | ut. Maste This is fo | r makes r display | some sync | e sign roniz | als fo ation | or disp | olay, | 1 |
| | | Device | M/S | Operating mode | Internal oscillator | Power supply | FR | SYNC | OSC1 | OSC2 | DYO | |
| | | 156ХДов | LOW | Slave Master | OFF | OFF ON | 0 | | Open I | 0 | 0 | |
| | | Note I = inpu O = out | t mode put mo | de | | <u> </u> | | | | <u> </u> | | |
| FR | I/O | LCD AC MPU's be coni series i the FR HIGH, | LCD AC drive signal input/output. If the S1D15600/601/602 series MPU's are used in master and slave configuration, this pin must be connected to each FR pin. Also when the S1D15600/601/602 series isused as the master MPU, this pin must be connected to the FRpin of the common driver. Output is selected when M/S is HIGH and input is selected when M/S is LOW | | | | | | | 1 | | |
| SYNC | I/O | Display are us connec HIGH, | sync i ed in r ted to and In | nput/outp naster an each SYI put is sele | ut. If the S d slave co NC pin. O ected whe | S1D1560 onfigurat utput is s en M/S is | 0/601 ion, t selec s LOV | I/602 his pi ted w V. | serie n mu /hen l | s MP st be M/S i | U's s | 1 |
| DYO | 0 | Start-u commo | p outp on drive | ut for con er. | nmon driv | er. Conr | nect t | o DIC | D of th | ne | | 1 |

LCD Driver Outputs

| Name | I/O | | Number of pins | | | | | | | |
|------------|--|---|---|-------------------------|-------------------|---|--|--|--|--|
| O0 to O165 | 0 | LCD driver output segment or comm O32 to O101 are | LCD driver outputs. O0 to O31 and O102 to O165 are selectable segment or common outputs, determined by a selection commar O32 to O101 are segment outputs only. | | | | | | | |
| | | the following table | the following table. | | | | | | | |
| | | PAM data | ED | LCD OI | N voltage | | | | | |
| | RAM data FR Normal display Inverse display | | | | | | | | | |
| | | LOW V3 V5 | | | | | | | | |
| | | | HIGH | V2 | Vdd | | | | | |
| | | нсн | LOW | V5 | V3 | | | | | |
| | | | HIGH | Vdd | V2 | | | | | |
| | | For common outp following table. | uts, the ON vo | ltage is given a | s shown in the | | | | | |
| | | Scan data | | FR L | CD ON voltage | | | | | |
| | | | L | OW | V4 | | | | | |
| | | LOW | Н | IGH | V1 | | | | | |
| | | нсн | L | ow | Vdd | | | | | |
| | | | Н | IGH | V5 | | | | | |
| СОМІ | 0 | LCD driver commo command is exec | on output. Com uted are as fol | nmon outputs w lows: | nen the "DUTY +1" | 1 | | | | |
| | | | "DUTY | ′ + 1" ON "I | OUTY + 1" OFF | | | | | |
| | | S1D15600 | COM64 | I, COM48 | V1 or V4 | | | | | |
| | | S1D15601 | COM32 | 2, COM24 | V1 or V4 | | | | | |
| | | S1D15602 | CC | DM16 | V1 or V4 | | | | | |
| | | Common output s | pecial for the i | ndicator. | | | | | | |

6.ABSOLUTE MAXMUM RATINGS

| Parameter | Symbol | Rating | Unit |
|---|----------------|---------------------------------------|------|
| Supply voltage (1) | | -7.0 +0.03 | |
| Supply voltage range (2) (DC/DC When in use) | Vss | -6.0 to 0.3 (when triple boosting) | V |
| Driver supply voltage range (1) | V5 | -18.0 to 0.3 | V |
| Driver supply voltage range (2) | V1, V2, V3, V4 | V5 to 0.3 | V |
| Input voltage range | Vin | Vss –0.3 to 0.3 | V |
| Output voltage range | Vo | Vss -0.3 to 0.3 | V |
| Operating temperature range | Topr | -30 to 85 | °C |
| Storage temperature range (TCP) | Tstr | –55 to 100 | °C |



- **Notes:** 1. The voltages shown are based on VDD = 0 V.
 - 2. Always keep the condition of $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$ for voltages V1, V2, V3 and V4.
 - 3. If LSIs are used over the absolute maximum rating, the LSIs may be destroyed permanently. It is desirable to use them under the electrical characteristic conditions for general operation. Otherwise, a malfunction of the LSI may be caused and LSI reliability may be affected.
 - 4. A guarantee on operating temperature below -30° C may be studied individually.

DC Characteristics

VDD = 0 V, Vss = -5 V \pm 10%, Ta = -30 to $+85^{\circ}$ C unless otherwise noted.

| | ltem | Symbol | Co | ndition | Min. | Тур. | Max. | Unit | Pin used |
|----------------------|----------------------------|--------|------------------|-------------------------|-------------------|------|-------------------|------|------------|
| Power voltage (1) | Recommend- ed operation | Vss | | | -5.5 | -5.0 | -4.5 | V | Vss |
| | Operational | | | | -6.0 | | -2.4 | | *1 |
| Operating | Operational | V5 | | | -16.0 | | -4.0 | V | V5 *2 |
| voltage (2) | Operational | V1, V2 | | | 0.4 × V5 | | Vdd | V | V1, V2 |
| | Operational | V3, V4 | | | V5 | | $0.6 	imes V_5$ | V | V3, V4 |
| High-level i | nput voltage | VIHC1 | | | $0.3 \times Vss$ | | Vdd | V | *3 |
| | | VIHC2 | | | $0.15 \times Vss$ | | Vdd | | *4 |
| | | VIHC1 | Vss = -2.7 V | | $0.3 \times Vss$ | | Vdd | | *3 |
| | | VIHC2 | Vss = -2.7 V | | 0.2 × Vss | | Vdd | | *4 |
| Low-level in | nput voltage | VILC1 | | | Vss | | $0.7 \times Vss$ | V | *3 |
| | | VILC2 | | | Vss | | $0.85 \times Vss$ | | *4 |
| | | VILC1 | Vss = -2.7 V | | Vss | | 0.7×Vss | | *3 |
| | | VILC2 | Vss = -2.7 V | | Vss | | $0.8 \times Vss$ | | *4 |
| High-level of | output voltage | Vohc1 | | Іон = -1 mA | 0.2 × Vss | | Vdd | V | *5 |
| | | Vонс2 | | Іон = −120 μА | $0.2 \times Vss$ | | Vdd | | OSC2 |
| | | Vohc1 | Vss = -2.7 V | Іон = -0.5 mA | 0.2 × Vss | | Vdd | V | *5 |
| | | | Vss = -2.7 V | Іон = –50 μА | $0.2 \times Vss$ | | Vdd | | OSC2 |
| Low-level c | output voltage | Volc1 | | lo∟ = 1 mA | Vss | | $0.8 \times Vss$ | V | *5 |
| | | Volc2 | | Ιοι = 120 μΑ | Vss | | $0.8 \times Vss$ | 1 | OSC2 |
| | | Volc1 | Vss = -2.7 V | loL = 0.5 mA | Vss | | 0.8×Vss | V | *5 |
| | | Volc2 | Vss = -2.7 V | lo∟ = 50 μA | Vss | | $0.8 \times Vss$ | | OSC2 |
| Input leaka | ge current | Lu | VIN = VDD or VSS | | -1.0 | | 1.0 | μΑ | *6 |
| Output leak | age current | Ilo | | | -3.0 | | 3.0 | μΑ | *7 |
| LCD driver | ON resistance | Ron | Ta = 25°C | V5 = -14.0 V | | 2.0 | 3.0 | kΩ | O0 to O166 |
| | | | | V5 = -8.0 V | | 3.0 | 4.5 | | *8 |
| Static powe | er consumption | lssq | | | | 0.00 | 5.0 | μΑ | Vss |
| | | l5Q | V5 = -18.0V | | | 0.01 | 15.0 | μA | V5 |
| Input termir | nal capacity | CIN | Ta = 25°C | f=1MHz | | 5.0 | 8.0 | pF | *3 *4 |
| Oscillation | frequency | fosc | Rf=1 MΩ | Vss = -5V | 15 | 18 | 22 | kHz | *9 |
| | | | ±2% | Vss = -2.7V | 11 | 16 | 21 | | |
| Reset time | | tR | | | 1.0 | | | μs | *10 |
| Reset "L" pi | ulse width | trw | | | 1.0 | | | μs | *11 |
| · · | | | 1 | | | | | | |
| Inp | out voltage | Vss | | | -6.0 | | -2.4 | V | *12 |
| Am put <u>E</u> t | nplified out- t voltage | Vout | | when triple boosting | -18.0 | | | V | Vout |

| | Input voltage | VSS | | -6.0 | | -2.4 | V | ^12 |
|-----------|---|------|---------------------------|-------|------|-------|---|------|
| | Amplified out- | Vout | when triple | -18.0 | | | V | Vout |
| cuit | put voltage | | boosting | | | | | |
| ower circ | Voltage regulator operation voltage | Vout | | -16.0 | | -6.0 | V | Vout |
| inp | Voltage regulutor | V5 ① | Supplied to S1D15600D00B* | -16.0 | | -6.0 | V | *13 |
| uilt- | operation voltage | V5 ② | Supplied to S1D15601D00B* | -16.0 | | -5.0 | V | |
| Ш | | V5 3 | Supplied to S1D15601D10B* | -16.0 | | -4.0 | V | |
| | | V5 ④ | Supplied to S1D15602D00B* | -16.0 | | -4.5 | V | |
| | Reference voltage | Vreg | Ta = 25°C | -2.35 | -2.5 | -2.65 | V | |

*Vss = -2.4V is on the same basis as Vss = -2.7V.

* See the 4-12 page for details.

When dynamic current consumption (I) is displaye; the built-in power circuit is on and T1 = T2 = LOW.

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Remarks |
|----------|--------|---|------|------|------|------|---------|
| S1D15600 | | V ₅ = –12.5 V; 3 times amplified | | 169 | 340 | μA | |
| S1D15601 | | $V_5 = -8.0 V$; 3 times amplified | | 124 | 250 | μΑ | |
| S1D15602 | | $V_5 = -6.0 V$; 2 times amplified | | 53 | 110 | μΑ | *16 |
| | | Vss = -2.7 V; 3 times amplified | | 66 | 130 | μΑ | |
| | | V5 = -6.0 V | | | | | |

VDD = 0 V, Vss = $-5 V \pm 10\%$, Ta = $-30 \text{ to } +85^{\circ}\text{C}$ unless otherwise noted.

Typical current consumption characteristics

- Dynamic current consumption (I), if an external clock and an external power supply are used.



Conditions: The built-in power supply is off but the external one is used. S1D15600 $V_5 - V_{DD} = -12.5 V$ S1D15601 $V_5 - V_{DD} = -8.0 V$ S1D15602 $V_5 - V_{DD} = -6.0 V$ External clock: S1D15600 fcL = 4 kHz S1D15601 fcL = 2 kHz S1D15602 fcL = 1 kHz Remarks: *14

- Dynamic current consumption (I), if the built-in oscillator and the external power supply are used.



| Conditions: | The built-in power supply is off but the external one is used. |
|-------------|---|
| | S1D15600 V5 - VDD = -12.5 V S1D15601 V5 - VDD = -8.0 V S1D15602 V5 - VDD = -6.0 V |
| | Internal oscillation: |
| | S1D15600 Rf = 1 M Ω |
| | S1D15601 Rf = 1 M Ω |
| | S1D15602 Rf = 1 M Ω |
| Remarks: | *15 |



- Dynamic current consumption (I), if the built-in power supply is used.

- **Notes:** *1. Although the wide range of operating voltage is guaranteed, a spike voltage change during access to the MPU is not guaranteed.
 - *2. The operating voltage range of the Vss and V5 systems (see Figure 11). The operating voltage range is applied if an external power supply is used.
 - *3. Pins A0, D0 to D7, $\overline{RD}(E)$, $\overline{WR}(R/\overline{W})$, $\overline{CS1}$, CS2, \overline{FR} , SYNC, $\overline{M/S}$, C86, SI, P/S, T1 and T2.
 - *4. Pins CL, SCL, and $\overline{\text{RES}}$
 - *5. Pins D0 to D7, FR, SYNC, CL0, and DY0
 - *6. Pins A0, $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/ $\overline{\text{W}}$), $\overline{\text{CS1}}$, CS2, CL, M/S, $\overline{\text{RES}}$, C86, SI, SCL, P/S, T1, and T2.
 - *7. Applied if pins D0 to D7, FR, and SYNC are high impedance.
 - *8. The resistance when the 0.1-volt voltage is applied between the "On" output terminal and each power terminal (V1, V2, V3 or V4). It must be within the operating voltage (2).
 R ON = 0.1 V/ΔI (ΔI is the current that flows when 0.1 VDC is applied during power-on.)
 - *9. The relationship between the oscillation frequency, frame and Rf value (see Figure 10).
 - *10. "tr" (reset time) indicates the period between the time when the RES signal rises and when the internal circuit has been reset. Therefore, the S1D1560* is usually operable after "tr" time.
 - *11. Specifies the minimum pulse width of $\overline{\text{RES}}$ " signal. The LOW pulse greater than "t_{RW}" must be entered for reset.
 - *12. If the voltage is amplified three times by the built-in power circuit, the primary power VSS must be used within the input voltage range.
 - *13. The V5 voltage can be adjusted within the voltage follower operating range by the voltage regulator circuit.
- *14, 15, 16 Indicates the current consumed by the separate IC. The current consumption due to the LCD panel capacity and wiring capacity is not included. The current consumption is shown if the checker is used, the display is turned on, the output status of Case 6 is selected, and the S1D15600D00B* is set to 1/64 duty, the S1D15601D00B* is set to 1/32 duty, and the S1D15602D00B* is set to 1/16 duty.
 - *14. Applied if an external clock is used and if not accessed by the MPU.
 - *15. Applied if the built-in oscillation circuit is used and if not accessed by the MPU.
 - *16. Applied if the built-in oscillation circuit and the built-in power circuit are used (T1 = T2 = Low) and if not accessed by the MPU. Measuring conditions: $C1 = 4.7 \,\mu\text{F}$, $C2 = 0.47 \,\mu\text{F}$, $Ra + Rb = 2 \,M\Omega$ This includes the current that flows through the voltage regulator resistor (Ra + Rb = 2 M\Omega). If the built-in power circuit is used, the current consumption is equal to the current of Vss power.

Oscillator frequency vs. frame vs. Rf [S1D1560*D00B*]



Figure 10 (a)





Figure 10 (b)

The relationship between oscillator frequency fosc and LCD frame frequency $f_{\rm F}$ is obtained from the following expression.

| | Duty | f⊧ |
|----------|------|----------|
| S1D15000 | 1/64 | focs/256 |
| 51015600 | 1/48 | focs/192 |
| 04045004 | 1/32 | focs/256 |
| 51015601 | 1/24 | focs/192 |
| S1D15602 | 1/16 | focs/256 |

(fF indicates not fF signal cycle but cycle of LCD AC.)



- ---- duty 1/32 S1D15601
- ----- duty 1/16 S1D15602

Operating voltage range for Vss and V5



Figure 11

Power consumption during access (IDD (2)) - MPU access cycle



This graphic shows the current consumption when the vertical patterns are written during "fcyc". If not accessed, IDD(1) is only shown.

Reset

| Parameter | Symbol | Condition | | Unit | | |
|----------------------------|--------|-----------|------|------|------|------|
| | Symbol | Condition | Min. | Тур. | Max. | Onic |
| Reset time | tr | See note. | 1.0 | | _ | μs |
| Reset LOW-level pulsewidth | trw | | 1.0 | | | μs |

Note

tR is measured from the rising edge of $\overline{\text{RES}}$. The S1D15600 enters normal operating mode after a reset.

Display control timing



Input timing

Vss = -5.5 to -4.5 V, Ta = -30 to 85 °C

| Paramotor | Symbol | Condition | | Unit | | |
|--------------------------|---------------|-----------|------|------|------|------|
| Farameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
| CL LOW-level pulsewidth | twlcl | | 35 | | | μs |
| CL HIGH-level pulsewidth | twhcl | | 35 | | | μs |
| CL rise time | tr | | | 30 | | ns |
| CL fall time | tf | | _ | 30 | | ns |
| FR delay time | t dfr | | -1.0 | | 1.0 | μs |
| SYNC delay time | t DSNC | | -1.0 | _ | 1.0 | μs |

Vss = -4.5 to -2.7 V, Ta = -30 to 85 $^{\circ}C$

| Parameter | Symbol | Condition | | Unit | | |
|--------------------------|---------------|-----------|------|------|------|------|
| Farameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
| CL LOW-level pulsewidth | twlcl | | 35 | | — | μs |
| CL HIGH-level pulsewidth | twhcl | | 35 | | — | μs |
| CL rise time | tr | | | 40 | | ns |
| CL fall time | tf | | _ | 40 | _ | ns |
| FR delay time | t dfr | | -1.0 | | 1.0 | μs |
| SYNC delay time | t DSNC | | -1.0 | | 1.0 | μs |

Notes: 1. Effective only when the S1D15600D00B* is in the master mode.

2. The FR/SYNC delay time input timing is provided in the slave operation.

The FR/SYNC delay time output timing is provided in the master operation.

3. Each timing is based on 20% and 80% of Vss.

4. When using in the range of Vss = $-2.4 \sim -4.5$ V, raise the above ratings for $-2.7 \sim -4.5$ V equally by 30%.

Output timing

Vss = -5.5 to -4.5 V, Ta = -30 to 85 °C

| Paramotor | Symbol | Condition | | Rating | | | |
|---------------------------|---------------|----------------------------|------|--------|------|------|--|
| Falameter | Symbol | Condition | Min. | Тур. | Max. | Onit | |
| FR delay time | t dfr | CL = 50 pF | — | 60 | 150 | ns | |
| SYNC delay time | t DSNC | | — | 60 | 150 | ns | |
| DYO LOW-level delay time | t dol | | — | 70 | 160 | ns | |
| DYO HIGH-level delay time | tdoh | | — | 70 | 160 | ns | |
| CLO to DYO LOW-level | top | S1D15600D0*B* operating in | 10 | 40 | 100 | | |
| delay time | ICDL | master mode only | 10 | 40 | 100 | ns | |
| CLO to DYO HIGH-level | 4 | S1D15600D0*B* operating in | 40 | 40 | 100 | | |
| delay time | ICDH | master mode only | 10 | 40 | 100 | ns | |

Vss = -4.5 to -2.7 V, Ta = -30 to 85 °C

| Devementer | Symbol | Symbol | | Rating | | | |
|----------------------------------|---------------|---|------|--------|------|------|--|
| Parameter | Зупрог | Condition | Min. | Тур. | Max. | Unit | |
| FR delay time | t dfr | CL = 50 pF | — | 120 | 240 | ns | |
| SYNC delay time | t DSNC | | — | 120 | 240 | ns | |
| DYO LOW-level delay time | t dol | | — | 140 | 250 | ns | |
| DYO HIGH-level delay time | tdoн | | — | 140 | 250 | ns | |
| CLO to DYO LOW-level delay time | t CDL | S1D15600D0*B* operating in master mode only | 10 | 100 | 200 | ns | |
| CLO to DYO HIGH-level delay time | t CDH | S1D15600D0*B* operating in master mode only | 10 | 100 | 200 | ns | |

(1) System buses

Read/write characteristics I (80-series MPU)



| | | | v 55 = | -5.0 ±10/ | 0, 1a | 50 10 05 |
|-------------------------------|----------|---------------|------------|-----------|-------|----------|
| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| Address hold time | A0, CS | tah8 | | 10 | | ns |
| Address setup time | | t aw8 | | 10 | | ns |
| System cycle time | | tcyc8 | | 200 | | ns |
| | | | | | | |
| Control LOW pulse width (WR) | WR | tcclw | | 22 | | ns |
| Control LOW pulse width (RD) | RD | t CCLR | | 77 | | ns |
| Control HIGH pulse width (WR) | WR | tсснw | | 172 | | ns |
| Control HIGH pulse width (RD) | RD | t CCHR | | 117 | | ns |
| Data setup time | | tds8 | | 20 | | ns |
| Data hold time | | tdh8 | | 10 | | ns |
| RD access time | D0 to D7 | tACC8 | CL = 100pF | | 70 | ns |
| Output disable time | | tснв | | 10 | 50 | ns |
| Input signal change time | | tr, tf | | | 15 | ns |

Vss = $-5.0 \pm 10\%$, Ta = -30 to 85 °C

Vss = -2.7 to -4.5 V, Ta = -30 to 85 °C

| ltem | Signal | Symbol | Conditions | Min. | Max. | Unit |
|--|----------|---------------|------------|------|------|------|
| Address hold time | A0, CS | tah8 | | 0 | | ns |
| Address setup time | | taw8 | | 0 | | ns |
| System cycle time | | tcyc8 | | 450 | | ns |
| | | | | | | |
| Control LOW pulse width (WR) | WR | tcclw | | 44 | | ns |
| Control LOW pulse width (\overline{RD}) | RD | tcclr | | 194 | | ns |
| Control HIGH pulse width (\overline{WR}) | WR | tсснw | | 394 | | ns |
| Control HIGH pulse width (RD) | RD | t CCHR | | 244 | | ns |
| Data setup time | | tds8 | | 20 | | ns |
| Data hold time | | tdh8 | | 10 | | ns |
| RD access time | D0 to D7 | tACC8 | C∟ = 100pF | | 140 | ns |
| Output disable time | | tснв | | 10 | 100 | ns |
| Input signal change time | | tr, tf | | | 15 | ns |

Notes: 1. When using the system cycle time in the high-speed mode, it is limited by $tr + tf \le (t_{CYC8}-t_{CCLW}-t_{CCHW})$ or $tr + tf \le (t_{CYC8}-t_{CCLR}-t_{CCHR})$

2. All signal timings are limited based on the 20% and 80% of Vss voltage.

3. Read/write operation is performed while CS (CS1 and CS2) is active and the RD or WR signal is in the LOW level.

If read/write operation is performed by the RD or WR signal while CS is active, it is determined by the $\overline{\text{RD}}$ or $\overline{\text{WR}}$ signal timing.

If read/write operation is performed by CS while the RD or WR signal is in the low level, it is determined by the CS active timing.

4. When using in the range of Vss = $-2.4 \sim -4.5$ V, raise the above ratings for $-2.7 \sim -4.5$ V equally by 30%.

(2) System buses

Read/write characteristics II (68-series MPU)



$Vss = -5.0 V \pm 10\%$, $Ta = -30 \sim 85$ °C

| Item | | Signal | Symbol | Conditions | Min. | Max. | Unit |
|---------------------|-------|--------|--------|------------|------|------|------|
| System cycle time | | | tcyc6 | | 200 | | ns |
| | | | | | | | |
| Address setup time | | (A0) | taw6 | | 10 | | ns |
| Address hold time | | R/W | tah6 | | 10 | | ns |
| Data setup time | | | tDS6 | | 20 | | ns |
| Data hold time | | | tdh6 | | 10 | | n |
| Output disable time | | 00~07 | tон6 | CL = 100pF | 10 | 50 | ns |
| Access time | | | tACC5 | | | 70 | ns |
| Enable HIGH pulse | READ | | tewhr | | 77 | | ns |
| width | WRITE | | tewnw | | 22 | | ns |
| Enable LOW pulse | READ | F | tewlr | | 117 | | ns |
| width | WRITE | | tewlw | | 172 | | ns |
| Input signal change | time | | tr, tr | | | 15 | ns |

| Item | | Signal | Symbol | Conditions | Min. | Max. | Unit |
|---------------------|-------|----------|---------------|------------|------|------|------|
| System cycle time | | | tcyc6 | | 450 | | ns |
| | | | | | | | |
| Address setup time | | A0 | t aw6 | | 0 | | ns |
| Address hold time | | R/W | tah6 | | 0 | | ns |
| Data setup time | | | tDS6 | | 20 | | ns |
| Data hold time | | D0 to D7 | tdh6 | | 10 | | ns |
| Output disable time | | | tон6 | CL = 100pF | 20 | 100 | ns |
| Access time | | | tACC5 | | | 140 | ns |
| Enable HIGH pulse | READ | E | tewhr | | 194 | | ns |
| width | WRITE | | t ewhw | | 44 | | ns |
| Enable LOW pulse | READ | F | tewlr | | 244 | | ns |
| width | WRITE | | tewlw | | 394 | | ns |
| Input signal change | time | | tr, tf | | | 15 | ns |

 $Vss = -2.7 V \sim 4.5 V$, $Ta = -30 \sim 85 °C$

Notes: 1. When using the system cycle time in the high-speed mode, it is limited by $t_r + t_f \le (t_{CYC6}-t_{EWLW}-t_{EWHW})$ or $t_r + t_f \le (t_{CYC6}-t_{EWLR}-t_{EWHR})$.

2. All signal timings are limited based on the 20% and 80% of Vss voltage.

3. Read/write operation is performed while CS (CS1 and CS2) is active and the E signal is in the high level. If read/write operation is performed by the E signal while CS is active, it is determined by the E signal timing.

If read/write operation is performed by CS while the E signal is in the high level, it is determined by the CS active timing.

4. When using in the range of Vss = $-2.4 \sim -4.5$ V, raise the above ratings for $-2.7 \sim -4.5$ V equally by 30%.

(3) Serial interface



| ltem | Signal | Symbol | Conditions | Min. | Max. | Unit |
|--------------------------|--------|--------------|------------|------|------|------|
| Serial clock cycle | SCL | tscyc | | 250 | | ns |
| SCL HIGH pulse width | | tsнw | | 75 | | ns |
| SCL LOW pulse width | | tslw | | 75 | | ns |
| Address setup time | A0 | tsas | | 50 | | ns |
| Address hold time | | t SAH | | 200 | | ns |
| Data setup time | SI | tsds | | 50 | | ns |
| Data hold time | | tsdh | | 30 | | ns |
| CS-SCL time | CS | tcss | | 30 | | ns |
| | | tcsн | | 400 | | |
| Input signal change time | | tr, tf | | | 50 | ns |

 $Vss = -5.0 V \pm 10\%$, $Ta = -30 \sim 85$ °C

 $Vss = -2.7 V \sim -4.5 V$, $Ta = -30 \sim 85 °C$

| ltem | Signal | Symbol | Conditions | Min. | Max. | Unit |
|--------------------------|--------|--------------|------------|------|------|------|
| Serial clock cycle | SCL | tscyc | | 500 | | ns |
| SCL HIGH pulse width | | tsнw | | 150 | | ns |
| SCL LOW pulse width | | ts∟w | | 150 | | ns |
| Address setup time | A0 | tsas | | 100 | | ns |
| Address hold time | | t SAH | | 400 | | ns |
| Data setup time | SI | tsds | | 100 | | ns |
| Data hold time | | tsdн | | 100 | | ns |
| CS-SCL time | CS | tcss | | 60 | | ns |
| | | tcsн | | 800 | | |
| Input signal change time | | tr, tf | | | 50 | ns |

*1. All signal timings are limited based on the 20% and 80% of Vss voltage. *2. When using the range of Vss = $-2.4 \sim -4.5$ V, raise the above ratings for $-2.7 \sim -4.5$ V equally by 30%.

7. FUNCTIONAL DESCRIPTION

Microprocessor Interface

Parallel/serial interface

Parallel data can be transferred in either direction between the controlling microprocessor and the S1D15600/ 601/602 series through the 8-bit I/O buffer (D0 to D7). Serial data can be sent from the microprocessor to the S1D15600/601/602 series through the serial data input (SI), but not from the S1D15600/601/602 series to the microprocessor. The parallel or serial interface is selected by P/S as shown in table 1.

| Table 1. Parallel/serial interface selectior | ۱ |
|--|---|
|--|---|

| P/S | Input type | CS1 | CS2 | A0 | RD | WR | C86 | SI | SCL | D0 to D7 |
|------|------------|-----|-----|----|----|----|-----|----|-----|----------|
| HIGH | Parallel | CS1 | CS2 | A0 | RD | WR | C86 | | _ | D0 to D7 |
| LOW | Serial | CS1 | CS2 | A0 | | _ | _ | SI | SCL | (Hz) |

Note

"-" indicates fixed to either HIGH or to LOW

For the parallel interface, the type of microprocessor is selected by C86 as shown in table 2.

Table 2. Microprocessor selection for parallel interface

| C86 | MPU bus type | CS1 | CS2 | A0 | RD | WR | D0 to D7 |
|------|-----------------|-----|-----|----|----|-----|----------|
| HIGH | 6800-series | CS1 | CS2 | A0 | Е | R/W | D0 to D7 |
| LOW | 8080-series | CS1 | CS2 | A0 | RD | WR | D0 to D7 |

Parallel interface

A0, \overline{WR} (or R/\overline{W}) and \overline{RD} (or E) identify the type of parallel data transfer to be made as shown in table 3.

Serial interface

The serial interface comprises an 8-bit shift register and a 3-bit counter. These are reset when $\overline{CS1}$ is HIGH and CS2 is LOW. When these states are reversed, serial data and clock pulses can be received from the microprocessor on SI and SCL, respectively.

Table 3. Parallel data transfer

| Common | 6800 : | series | 8080 series | | Description |
|--------|--------|--------|-------------|----|---------------------------------------|
| A0 | R/W | Е | RD | WR | |
| 1 | 1 | 1 | 0 | 1 | Display data read out |
| 1 | 0 | 1 | 1 | 0 | Display data write |
| 0 | 1 | 1 | 0 | 1 | Status read |
| 0 | 0 | 1 | 1 | 0 | Write to internal reigister (command) |

Serial data is read on the rising edge of SCL and must be input at SI in the sequence D7 to D0. On every eighth clock pulse, the data is transferred from the shift register and processed as 8-bit parallel data.

Input data is display data when A0 is HIGH and control data when A0 is LOW. A0 is read on the rising edge of every eighth clock signal.

The SLC signal is affected by the termination reflection and external noise caused by the line length. The operation check on the actual machine is recommended.


Figure 1. Serial interface timing

Chip select inputs

<u>The</u> S1D15600/601/602 series has two chip select pins: CS1 and CS2, and data exchange between the microprocessor and the S1D15600/601/602 series is enabled when CS1 is LOW and CS2 is HIGH. When these pins are set to any other combination, D0 to D7 are high impedance. The A0, RD, WR, SI and SCI inputs are disabled. If the serial input interface has been selected, the shift register and counter are reset. The Reset signal is entered independent from the $\overline{CS1}$ and CS2 status.

Data Transfer

To match the timing of the display data RAM and registers to that of the controlling microprocessor, the S1D15600/601/602 series uses an internal data bus and bus buffer. A kind of pipeline processing takes place. When the microprocessor reads the contents of RAM, the data for the initial read cycle is first stored in the busbuffer

(dummy read cycle). On the next read cycle, the data is read from the bus buffer onto the microprocessor bus. At the same time, the next block of data is transferred from RAM to the bus buffer. Likewise, when the microprocessor writes data to display data RAM, the data is first stored in the bus buffer before being written to RAM at the next write cycle.

When writing data from the microprocessor to RAM, there is no delay since data is automatically transferred from the bus buffer to the display data RAM. If the data rate is required to slow down, the microprocessor can insert an NOP instruction which has the same affect as executing a wait procedure.

When a sequence of address sets is executed, a dummy read cycle must be inserted between each pair of address sets. This is necessary because the addressed data from the RAM is delayed one cycle by the bus buffer, before it is sent to the microprocessor. A dummy read cycle is thus necessary after an address set and after a write cycle.



Figure 2. Write timing





Status Flag

The S1D15600/601/602 series has a single bit status flag, D7. When D7 is HIGH, the device is busy and will only accept a Status Read command. If cycle times are

monitored ed carefully, this flag does not have to be checked before each command, and microprocessor capabilities can be fully utilized.

Display Data RAM

The display data RAM stores pixel data for the LCD. It is a 166-column \times 65-row addressable array as shown in figure 4.



Figure 4. Display data RAM addressing

Note

For a 1/65 and 1/33 display duty cycles, page 8 is accessed following 1BH and 3BH, respectively.

The 65 rows are divided into 8 pages of 8 lines and a ninth page with a single line (D0 only). Data is read from or written to the 8 lines of each page directly through D0 to D7.

The time taken to transfer data is very short, because the microprocessor inputs D0 to D7 correspond to the LCD common lines as shown in figure 5. Large display configurations can thus be created using multiple S1D15600/601/602.



Figure 5. RAM-to-LCD data transfer

The microprocessor reads from and writes to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written to RAM at the same time as data is being displayed, without causing the LCD to flicker.

Column Address Counter

The column address counter is an 8-bit presettable counter that provides the column address to display data RAM. See figure 4. It is incremented by 1 each time a read or write command is received. The counter automatically stops at the highest address, A6H. The contents of the column address counter are changed by the Column Address Set command. This counter is independent of the page address register.

When the Select ADC command is used to select inverse display operation, the column address decoder inverts the relationship between the RAM column data and the display segment outputs.

Page Address Register

The 4-bit page address register provides the page address to display data RAM. The contents of the register are changed by the Page Address Set command.

Page address 8 (D3 = HIGH, D2, D1, D0 = LOW) is a special use RAM area for the indicator.

Initial Display Line Register

The initial display line register stores the address of the RAM line that corresponds to the first (normally the top)

line (COM0) of the display. See figure 4. The contents of this 6-bit register are changed by the Initial Display Line command. At the start of each LCD frame, synchronized with SYNC, the initial line is copied to the line counter. The line counter is then incremented on the CL clock signal once for every display line. This generates the line addresses for the transfer of the 166 bits of RAM data to the LCD drivers.

If a 1/65 or 1/33 display duty cycle is selected by the Duty + 1 command, the line address corresponding to the 65th or 33rd SYNC signal is changed and the indicator special-use line address is selected. If the Duty + 1 command is not used, the indicator special-use line address is not selected.

Output Selection Circuit

The number of common (COM) and segment (SEG) driver outputs can be selected to fit different LCD panel configurations by the output selection circuit.

There are 70 segment-only outputs (O32 to O101) and 96 common or segment dual outputs (O0 to O31 and O102 to O165). A command select the status of the dual common/segment outputs. Figure 6 shows the six different LCD driver arrangements.

Necessary LCD driver voltage is automatically allocated to the COM/SEG dual outputs when their function is determined by the output selection circuit.

The S1D15600 selects Case 1, 2 or 6 while the S1D15601 selects Case 3, 4, 5 or 6. As to the S1D15602, COM/SEG output status cannot be selected, being fixed.



Figure 6. Output configuration selection

When COM outputs are assigned to the output drivers, the unused RAM area is not available. However, all RAM column addresses can still be accessed by the microprocessor.

Since duty setting and output selection are independent,

the appropriate duty must be selected for each case. Cases 1 to 6 are determined according to the three lowest bits in the output status register in the output selection circuit. The COM output scanning direction can be selected by setting bit D3 in the output status register to HIGH or LOW.

| Table | 4 |
|-------|---|
|-------|---|

| | S1D1 | 5600 | S1D1 | S1D15602 | |
|----------------|-------|-------|-------|----------|-------|
| Duty | 1/64 | 1/48 | 1/32 | 1/24 | 1/16 |
| COM I function | COM64 | COM48 | COM32 | COM24 | COM16 |

When the DUTY + 1 command is executed, pin COM1 becomes as shown in Figure 4 irrelevant to output selection:

Since master/slave operation and the output selection circuit are completely independent in the S1D15600/ 601/602 series, a chip either on the master or slave side

can be allocated to the COM output function in multichip configuration.

The LCD driver outputs shown in Table 5 become ineffective when the S1D15600 or S1D15601 is used with 1/48 or 1/24 duty, respectively. In this case, ineffective outputs are used in the open state.

| | | C | Output stat | us registe | er | Inoffective output |
|----------|---------|----|-------------|------------|----|--------------------|
| | | D3 | D2 | D1 | D0 | menective output |
| | Coso 1 | 0 | 1 | 0 | 1 | O150 to O165 |
| S1D15600 | Case I | 1 | 1 | 0 | 1 | O102 to O117 |
| 31013000 | C 2 2 2 | 0 | 1 | 0 | 0 | O150 to O165 |
| | Case 2 | 1 | 1 | 0 | 0 | O16 to O31 |
| | Casa 3 | 0 | 0 | 1 | 1 | O0 to O7 |
| | Case 3 | 1 | 0 | 1 | 1 | O23 to O31 |
| S1D15601 | Cooo 4 | 0 | 0 | 1 | 0 | O158 to O165 |
| 51015001 | Case 4 | 1 | 0 | 1 | 0 | O134 to O141 |
| | Coso F | 0 | 0 | 0 | 1 | O158 to O165 |
| | Case 5 | 1 | 0 | 0 | 1 | O8 to O15 |

Table 5

S1D15600 Output Status

The S1D15600 selects any output status from Cases 1, 2 and 6.

| 1/64 (| duty | (E | Displa | iy Are | ea 64 × 102) | | | | | | | | |
|--------|------|------|--------|--------|--------------|------------|--|----------|-----------|------|-------|---|-------|
| Casa | St | atus | regis | ter | | | | LCD driv | er output | | | | |
| Case | D3 | D2 | D1 | D0 | 00 | O31 O32 O1 | | | O102 | O133 | O134 | | O165 |
| 1 | 0 | 1 | 0 | 1 | | SEG102 | | | | | | | COM63 |
| ' | 1 | 1 | 0 | 1 | | SEG102 | | | | | | | COM0 |
| | 0 | 1 | 0 | 0 | СОМ31 🗕 | COM0 | | SEC | G102 | | COM32 | | COM63 |
| 2 | 1 | 1 | 0 | 0 | СОМ32 — | COM63 | | SEC | G102 | | COM31 | • | COM0 |
| 6 | - | 0 | 0 | 0 | | SEG166 | | | | | | | |

1/48 duty (Display Area 48×102)

| Casa | St | atus | regis | ter | | | | LCD driv | Iriver output | | | | | | |
|------|----|------|-------|-----|-----------|------|-----|----------|---------------|---------|-----------|--------|--|--|--|
| Case | D3 | D2 | D1 | D0 | 00 | O31 | O32 | O101 | O102 | O133 | O134 | O165 | | | |
| | 0 | 1 | 0 | 1 | | | | | COM0 | | ► COM47 | | | | |
| 1 | 1 | 1 | 0 | 1 | | | | | | COM47 - | | - COM0 | | | |
| | 0 | 1 | 0 | 0 | СОМ31 🗕 — | COM0 | | SEG | 6102 | | COM32-►47 | | | | |
| 2 | 1 | 1 | 0 | 0 | COM32→47 | | | SEG | 6102 | | COM31 - | - COM0 | | | |
| 6 | - | 0 | 0 | 0 | | | | SEG | 6166 | | | | | | |

S1D15601 Output Status

The S1D15601 selects any output status from Cases 3, 4, 5 and 6.

| 1/32 d | luty | (D | ispla | y Are | ea 32 | ×134 | 4) | | | | | | | | | |
|--------|------|------|--------|-------|-------|-------------------|----------|-------|-----|--------|--------|-------|-------|-----|-----|--------|
| Casa | St | atus | regist | ter | | LCD driver output | | | | | | | | | | |
| Case | D3 | D2 | D1 | D0 | 00 | 015 | 016 | O31 | O32 | | | O133 | O134 | 149 | 150 | O165 |
| 2 | 0 | 0 | 1 | 1 | COM31 | - | | COM0 | | | SEG134 | | | | | |
| 3 | 1 | 0 | 1 | 1 | COM0 | | - | COM31 | | | SEG134 | | | | | |
| 4 | 0 | 0 | 1 | 0 | | SEG134 COM0 — | | | | | | - | COM31 | | | |
| 4 | 1 | 0 | 1 | 0 | | | | | | SEG134 | | | COM31 | • | | COM0 |
| 5 | 0 | 0 | 0 | 1 | 15←CC | 0M0 | | | | SEG134 | | | | | CON | /16→31 |
| 5 | 1 | 0 | 0 | 1 | COM16 | →31 | 1 SEG134 | | | | 15← | -COM0 | | | | |
| 6 | - | 0 | 0 | 0 | | | SEG166 | | | | | | | | | |

1/24 duty (Display Area 24×134)

| Cono | St | atus | regist | ter | | LCD driver output | | | | | | | | | | | |
|------|----|------|--------|-----|-----|-------------------|----------------|------|-----|--------|--------|--------|------|------|-----|------|------|
| Case | D3 | D2 | D1 | D0 | 00 | O15 | O16 | O31 | O32 | | | | O133 | O134 | 149 | 150 | O165 |
| 0 | 0 | 0 | 1 | 1 | | COM23 | - | COM0 | | | | SEG134 | | | | | |
| 3 | 1 | 0 | 1 | 1 | CON | 10 | COM2 | 23 | | | | SEG134 | | | | | |
| 4 | 0 | 0 | 1 | 0 | | | | | | SEG134 | | | | COM | 10 | COM2 | 23 |
| 4 | 1 | 0 | 1 | 0 | | | SEG134 COM23 - | | | | | - | COM0 | | | | |
| - | 0 | 0 | 0 | 1 | 15← | -COM0 | | | | | SEG134 | | | | | 16→2 | 23 |
| 5 | 1 | 0 | 0 | 1 | 16→ | 23 | | | | | SEG134 | | | | | 15←0 | COM0 |
| 6 | _ | 0 | 0 | 0 | | SEG166 | | | | | | | | | | | |

S1D15602 Output Status

COM/SEG output status of the S1D15602 is fixed. 1/16 duty (16 × 150)

| LCD driver output | | |
|-------------------|--------------------|-----|
| 00 0149 | 150 0 [.] | 165 |
| SEG150 | 15 🗕 CO | OM0 |

Display Timers Line counter and display data latch timing

The display clock, CL, provides the timing signals for the line counter and the display data latch. The RAM line address is generated synchronously using the display clock. The display data latch synchronizes the 166-bit display data with the display clock.

The timing of the LCD panel driver outputs is independent of the timing of the input data from the microprocessor.

FR and SYNC

The LCD AC signal, FR, and the synchronization signal, SYNC, are generated from the display clock. The FR controller generates the timing for the LCD panel driver outputs. Normally, 2-frame wave patterns are generated, but *n*-line inverse wave patterns can also be generated. These produce a high-quality display if *n* is based on the LCD panel being used.

SYNC synchronizes the timing of the line counter and common timers. It is also needed to synchronize the frame period and a 50% duty clock.

In a multiple-chip configuration, FR and SYNC are inputs. The SYNC signal from the master synchronizes the line counter and common timing of the slave.

Common timing signals

The internal common timing and the special-use common driver start signal, DYO, are generated from CL. As shown in figures 7 and 8, DYO outputs a HIGH-level pulse on the rising edge of the CL clock pulse that precedes a change on SYNC. DYO is generated by both the S1D15600D0B*, regardless of whether the device is in master or slave mode. However, when operating in slave mode, the device duty and the external SYNC signal must be the same as that of the master. In a multiple-chip configuration, FR and SYNC must be supplied to the slave from the master.

Table 6. Master and slave timing signal status

| Part number | Mode | FR | SYNC | CLO | DYO |
|--------------|--------|--------|--------|-------------------|--------|
| SD1560*D**B* | Master | Output | Output | CL output | Output |
| | Slave | Input | Input | High impedance | Output |

2-frame AC driver waveform



Figure 7. Frame driver timing

n line inverse driver waveform (n = 5, line inverse register 4)



Figure 8. Line inverse driver timing

Note When n = 5, the line inversion register is set to 4.

LCD Driver

The LCD driver converts RAM data into the 167 outputs that drive the LCD panel. There are 70 segment outputs, 96 segment or common dual outputs, and a COM1 output for the indicator display.

Two shift registers for the common/segment drivers are used to ensure that the common outputs are output in the correct sequence. The driver output voltages depend on the display data, the common scanning signal and FR.



Figure 9. Example of segment and common timing

Display Data Latch Circuit

The display data latch circuit temporarily stores the output display data from the display data RAM to the LCD driver circuit in each common period. Since the Normal/Inverse Display, Display ON/OFF and Display All Points ON/OFF commands control the data in this latch, the data in the display data RAM is remains unchanged.

LCD Driver Circuit

This multiplexer generates 4-value levels for the LCD driver, having 167 outputs of 70 SEG outputs, 96 SEG/COM dual outputs and a COM output for the indicator display. The SEG/COM dual outputs have a shift register and sequentially transmits COM scanning signals. The LCD driver voltage is output according to the combination of display data, COM scanning signal and FR signal. Figure 9 shows a typical SEG/COM output waveform.

Oscillator Circuit

The low power consumption type CR oscillator adjusting the oscillator frequency by use of only oscillator resistor Rf is used as a display timing signal source or clock for the voltage raising circuit of the LCD power supply.

The oscillator circuit is only available in the master operation mode. When a signal from the oscillator circuit is used for display clock, fix the CL pin to the Vss level. When the oscillator circuit is not used, fix the OSC1 or OSC2 pin to the VDD or Vss level, respectively.

The oscillator signal frequency is divided and output from the CLO pin as display clock. The frequency is divided to one-fourth, one-eighth or one-sixteenth in the S1D15600, S1D15601 or S1D15602, respectively.

FR Control Circuit

The LCD driver voltage supplied to the LCD driver outputs is selected using FR signal.

Power Supply Circuit

This is a power circuit to produce voltage needed to drive liquid crystals at a low power consumption. This circuit is valid only when the S1D1560*D**B* master is in opera-tion. The power circuit consists of voltage tripler, voltage regulator and the voltage follower.

The power circuit built into S1D1560*D**B* is set for smaller scale liquid crystal panels and it is not too suitable when the picture element is larger or to drive a liquid crystal panel with lager indication capacity using multiple chips. With liquid crystal panels with a larger load capacity, the quality of display may become very bad. Use an external power in such cases. (If an external amp circuit is configured, we recommend to use the S1F76600 and S1F76610.)

The power circuit can be controlled by the built-in power ON/OFF command. When the built-in power is turned off, all of the boosting circuit, voltage regulation circuit and voltage follower circuit goes open. In this case, the liquid crystal driving voltage V_1 , V_2 , V_3 , V_4 and V_5 should be supplied from outside and the terminals CAP1+, CAP1-, CAP2+, CAP2-, Vout and V_R should be kept opened.

If the built-in power supply is turned on, you must always enter this command after the wait time of the built-in power supply turn-on completion command.

Various functions of the power circuit may be selected by combinations of the setting of the T1 and T2. It is also possible to make a combined use of the external power

| T1 | T2 | Voltage tripler | Voltage regulator | voltage follower | External voltage input | Voltage tripler terminals | V _R terminals |
|------|------|--------------------|----------------------|---------------------|------------------------------|---------------------------------|--------------------------|
| LOW | LOW | 0 | 0 | 0 | - | | |
| LOW | HIGH | 0 | 0 | 0 | - | | |
| HIGH | LOW | × | 0 | 0 | Vout | OPEN | |
| HIGH | HIGH | × | × | 0 | V5 | OPEN | OPEN |

supply and a portion of the functions of the built-in power supply.

When (T1, T2) = (HIGH, LOW), the boosting circuit does not work and open the boosting circuit terminals (CAP1+, CAP1-, CAP2+ and CAP2-) and apply liquid crystal driving voltage to the Vout terminals from outside.

When (T1, T2) = (HIGH, HIGH), the boosting circuit and voltage regulation circuit do not work and open the boosting circuit terminals and the VR terminals and apply liquid crystal driving voltage connecting the V5 terminals.

Voltage tripler

By connecting capacitors C1 between CAP1+ and CAP1-, CAP2+ and CAP2- and Vss-Vout, the electric potential between VDD-Vss is boosted to the triple toward negative side and outputted from the Vout terminal. When a double boosting is required, disconnect the capacitor between CAP2+ and CAP2- and short-circuit the CAP2- and Vout terminals to obtain output boosted to the double out of the Vout (or CAP2-) terminal.

Signals from the oscillation circuit are used in the boosting circuit and it then is necessary that the oscillation circuit is in operation.

Electric potentials by the boosting functions are given below.



Electric potentials of double boosting



Electric potentials of triple boosting

Voltage Regulator

The boosting voltage occurring at V_{OUT} is sent to the voltage regulator, and the V₅ liquid crystal display (LCD) driver voltage is output. This V₅ voltage can be determined by the following equation when resistors Ra and Rb (R1, R2 and R3) are adjusted within the range of $|V_5| < |V_{OUT}|$.



 V_{REG} is the constant voltage source of the IC, and it is constant and V_{REG} =-2.5 ± 0.15 V (if V_{DD} is 0 V). To adjust the V₅ output voltage, insert a variable resistor between V_R, V_{DD} and V₅ as shown. A combination of R1 and R3 constant resistors and R2 variable resistor is recommended for fine-adjustment of V₅ voltage.

Setup example of resistors R1, R2 and R3: (In case of Type 1)

When the Electronic Volume Control Function is OFF (electronic volume control register values are (D4,D3,D2,D1,D0)=(0,0,0,0)):

$$V_{5} = \frac{(1 + R3 + R2 - \Delta R2)}{R1 + \Delta R2} V_{REG} \dots (1)$$

 $(As I_{REF} = 0 A)$

• $R1 + R2 + R3 = 5M\Omega$ (2) (Determined by the current passing between V_{DD} and V_5)

• Variable voltage range by R2 $V_5 = -6 \text{ to } -10 \text{ V}$ (Determined by the LCD characteristics) $\Delta R2 = O\Omega$, $V_{REG} = -2.55 \text{ V}$ To obtain $V_5 = -10 \text{ V}$, from equation ①: $R2 + R3 = 2.92 \times \text{R1}$ ③ $\Delta R2 = R2$, $V_{REG} = -2.55 \text{ V}$ To obtain $V_5 = -6 \text{ V}$, from equation ①: $1.35 \times (\text{R1} + \text{R2}) = \text{R3}$ ④

From equations (2), (3) and (4): R1=1.27M Ω R2=0.85M Ω R3=2.88M Ω The voltage regulator has a temperature gradient of approximately -0.2%/°C as the V_{REG} voltage. To obtain another temperature gradient, use the Electronic Volume Control Function for software processing using the MPU.

As the VR pin has a high input impedance, the shielded and short lines must be protected from a noise interference. In case of Type 2, similarly preset R1, R2 and R3 on the basis of VREG = VSS.

Voltage regulator using the Electronic Volume Control Function

The Electronic Volume Control Function can adjust the intensity (brightness level) of liquid crystal display (LCD) screen by command control of V_5 LCD driver voltage. This function sets five-bit data in the electronic volume control register, and the V_5 LCD driver voltage can be one of 32-state voltages.

To use the Electronic Volume Control Function, issue the Set Power Control command to simultaneously operate both the voltage regulator circuit and voltage follower circuit.

Also, when the boosting circuit is off, the voltage must be supplied from V_{OUT} terminal.

When the Electronic Volume Control Function is used, the V_5 voltage can be expressed as follows:

 $V_5 = (1 + \frac{Rb}{Ra}) V_{REG} + Rb \times \Delta I_{REF} \dots \text{(5)}$ Variable voltage range

The increased V₅ voltage is controlled by use of I_{REF} current source of the IC. (For 32 voltage levels, $\Delta I_{REF} = I_{REF}/31$)

The minimum setup voltage of the V_5 absolute value is determined by the ratio of external Ra and Rb, and the increased voltage by the Electronic Volume Control Function is determined by resistor Rb. Therefore, the resistors must be set as follows:

1) Determine Rb resistor depending on the V₅ variable voltage range by use of the Electronic Volume Control.

$$Rb = \frac{V_5 \text{ variable voltage range}}{I_{REF}}$$

2) To obtain the minimum voltage of the V₅ absolute value, determine Ra using the Rb of Step 1) above.

$$Ra = \frac{Rb}{\frac{V_5}{V_{REG}} - 1} \qquad \{V_5 = (1 + Rb/Ra) \times V_{REG}\}$$

The S1D15206 series have the built-in V_{REG} reference voltage and I_{REF} current source which are constant during voltage variation. However, they may change due to the variation occurring in IC manufacturing and due to the temperature change as shown below.

Consider such variation and temperature change, and set the Ra and Rb appropriate to the LCD used.

 $\begin{array}{l} V_{REG} = -2.5V \pm 0.15V \ \} \ Type1 \\ V_{REG} = -0.2\%/^{\circ}C \\ V_{REG} = Vss \ \ \ \} Type2 \\ V_{REG} = 0.00\%/^{\circ}C \\ V_{REG} = -0.2\%/^{\circ}C \\ I_{REF} = -3.2\mu A \pm 40\% \ (For 16 \ levels) \\ I_{REF} = 0.023\mu A/^{\circ}C \\ -6.5\mu A \pm 40\% \ (For 32 \ levels) \\ 0.052\mu A/^{\circ}C \end{array}$

Ra is a variable resistor that is used to correct the V_5 voltage change due to V_{REG} and I_{REF} variation. Also, the contrast adjustment is recommended for each IC chip. Before adjusting the LCD screen contrast, set the electronic volume control register values to (D4,D3,D2,D1,D0)=(1,0,0,0) or (0,1,1,1,1) first. When not using the Electronic Volume Control Function, set the register values to (D4,D3,D2,D1,D0)=(1,0,0,0,0) or (0,0,0,0) by sending the RES signal or the Set Electronic Volume Control Register command.

Setup example of constants when Electronic Volume Control Function is used:

| V ₅ maximum voltage: | $V_5 = -6$ V (Electronic volume control register values (D4 D3 D2 D1 D0) |
|----------------------------------|--|
| V ₅ minimum voltages: | $V_{1} = (0,0,0,0,0)$ V ₅ = -10 V (Electronic |
| | volume control register values (D4,D3,D2,D1,D0) |
| V- variable voltage range: | = (1,1,1,1,1)) 4 V |
| Variable voltage levels: | 32 levels |

1) Determining the Rb:

$$R3 = \frac{V_5 \text{ variable voltage range}}{|I_{REF}|} = \frac{4V}{6.5\mu A}$$

$$Rb = 625K\Omega$$

2) Determining the Ra:

$$Ra = \frac{Rb}{\frac{V_5max}{V_{REG}} - 1} = \frac{\frac{625K\Omega}{-6V}}{\frac{-6V}{-2.55V} - 1}$$

 $\underline{Ra} = 462K\Omega$



According to the V₅ voltage and temperature change, equation S can be as follows (if $V_{DD} = 0$ V reference):

Ta=25°C

$$V_{5}max = (1+Rb/Ra) \times V_{REG} = (1+625k/442k) \times (-2.55V) = -6.0V V_{5}min = V_{5}max + Rb \times I_{REF} = -6V + 625k \times (-6.5\mu A) = -10.0V$$

$$\begin{array}{l} Ta = -10^{\circ} C \\ V_{5}max = (1 + Rb/Ra) \times V_{REG} \quad (Ta = -10^{\circ} C) \\ = (1 + 625k/462k) \times (-2.55V) \\ \times \{1 + (-0.2\%)^{\circ} C) \times (-10^{\circ} C - 25^{\circ} C)\} \\ = -6.42V \\ V_{5}min = V_{5}max + Rb \times I_{REF} \quad (Ta = -10^{\circ} C) \\ = -6.42V + 625k \\ \times \{-6.5\mu A + (0.052\mu A/^{\circ} C) \times (-10^{\circ} C - 25^{\circ} C)\} \\ = -11.63V \\ Ta = -50^{\circ} C \\ V_{5}max = (1 + Rb/Ra) \times V_{REG} \quad (Ta = 50^{\circ} C) \\ = (1 + 625k/462k) \times (-2.55V) \\ \times \{1 + (-0.2\%)^{\circ} C) \times (50^{\circ} C - 25^{\circ} C)\} \\ = -5.7V \\ V_{5}min = V_{5}max + Rb \times I_{REF} \quad (Ta = 50^{\circ} C) \\ = -5.7V + 625k \\ \times \{-6.5\mu A + (0.052\mu A/^{\circ} C) \times (50^{\circ} C - 25^{\circ} C)\} \\ = -8.95V \end{array}$$

The margin must also be determined in the same procedure given above by considering the V_{REG} and I_{REF} variation. This margin calculation results show that the V_5 center value is affected by the V_{REG} and I_{REF} variation. The voltage setup width of the Electronic Volume Control depends on the I_{REF} variation. When the typical value of 0.2 V/step is set, for example, the maximum variation range of 0.12 to 0.28 V must be considered.

In case of Type 2, it so becomes that $V_{REG} = V_{SS}$ (V_{DD} basis) and there is no temperature gradient. However, IREF carries the same temperature characteristics as with Type 1.



Example of V5 Voltage When Using S1D15600/601/602 Series Electronic Volume

Liquid Crystal Voltage Generating Circuit

A V5 potential is resistively divided within the IC to cause V1, V2, V3 and V4 potentials needed for driving of liquid crystals. The V1, V2, V3 and V4 potentials are further converted in the impedance by the voltage follower before supplied to the liquid crystal driving circuit. The liquid crystal driving voltage is fixed with each type.

| types | Liquid crystal driving voltage |
|---------------|--------------------------------|
| S1D15600D00B* | 1/9 bias voltage |
| S1D15600D10B* | 1/7 bias voltage |
| S1D15601D00B* | 1/7 bias voltage |
| S1D15601D10B* | 1/5 bias voltage |
| S1D15602D00B* | 1/5 bias voltage |

As shown in Fig. 8, it needs to connect, externally voltage stabilizing capacitors C2 to the liquid crystal power terminals. When selecting such capacitor C2 make actual liquid crystal displays matching to the display capacity of the liquid crystal display panel, before determining on the capacitance as the constant value for voltage stabilization.



When the built-in power circuit is used

Reference set values:

S1D15600 V5 \doteq -11~-13 V S1D15601 V5 \doteq -7~ -9 V S1D15602 V5 \doteq -5~ -7 V (Variable)

| | S1D15600 | S1D15601 | S1D15602 |
|-------------|-------------------|-------------------|------------------|
| C1 | 4.7 μF | 2.2 to 4.7 μF | 2.2 to 4.7 μF |
| C2 | 0.1 to 0.47 μF | 0.1 to 0.47 μF | 0.1 μF |
| R1 | 1 MΩ | 700 kΩ | 500 kΩ |
| R2 | 200 kΩ | 200 kΩ | 200 kΩ |
| R3 | 4 MΩ | 1.6 MΩ | 700 kΩ |
| LCD SIZE | 32×51 mm | 16×67 mm | 8×75 mm |
| DOT | 64×102 | 32×134 | 16×150 |
| | | | |



- *1 Connect oscillator feedback resistor Rf as short as possible and place it close to the IC for preventing a malfunction.
- *2 Use short wiring or shielded cables for the VR pin due to high input impedance.
- *3 Determine C1, C2 depending on the size of LCD panel driven. You must set these values so that the LCD driving voltage becomes stable. Set (T1, T2)=(HIGH, LOW) and supply an external voltage to VOUT. Display the LCD heavy load pattern and determine C2 so that the LCD driving voltages (V1 to V5) become stable. Then, set (T1, T2)=(LOW, LOW) and determine C1. Set the same capacitance for C2.
- *4 The "LCD SIZE" indicates the vertical and horizontal length of the LCD panel display area.

When the built-in power circuit is not used

* Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.

Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

- 1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
- 2. Suppress the resistance connecting to the power supply pin of the driver chip.
- 3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between VOUT and VSS2) of this IC are being switched over by use of the transistor with very low ON-resistance of about 10Ω . However, when installing the COG,

Exemplary connection diagram 1.



the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.

Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.

2. Connection of the smoothing capacitors for the liquid crystal drive

The smoothing capacitors for the liquid crystal driving potentials (V1. V2, V3 and V4) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause non-conformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally.

Reference value of the resistance is $100k\Omega$ to $1M\Omega$. Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.

Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 2.



Reset

When power is turned ON, the S1D15600/601/602 series is initialized on the rising edge of RES. Initial settings are as follows.

| 1. | Display | : | OFF |
|-----|-----------------------------------|---|-------------------|
| 2. | Display mode | : | Normal |
| 3. | <i>n</i> -line inversion | : | OFF |
| 4. | Duty cycle | : | 1/64 (S1D15600) |
| | | | 1/32 (S1D15601) |
| 5. | ADC select | : | Normal $(D0 = L)$ |
| 6. | Read/write modify | : | OFF |
| 7. | Internal power supply | : | OFF |
| 8. | Serial interface register data: | : | Cleared |
| 9. | Display initial line register : | : | Line 1 |
| 10. | Column address counter : | : | 0 |
| 11. | Page address register | : | Page 0 |
| 12. | Output selection circuit : | : | Case 6 |
| 13. | <i>n</i> -line inversion register | : | 16 |
| | ~ · · · · · | | (0) |

14. Set the electronic control register to zero (0). $\overline{\text{RES}}$ should be connected to the microprocessor reset terminal so that both devices are reset at the same time. $\overline{\text{RES}}$ must be LOW for at least 1 µs to correctly reset the S1D15600/601/602 series. Normal operation starts 1 µs after the rising edge on $\overline{\text{RES}}$. If the built-in LCD power circuit of the S1D1560*D**B* is not used, the RES signal must be low when the external LCD power supply is turned on. When the RES goes low, each register is cleared to the above listed initial status. However, the oscillation circuit and output pins (OSC2, FR, SYNC, CLD, DYO, D0 to D7 pins) are not affected. If the S1D15600 is not properly initialized when power is turned ON, it can lock itself into a state that cannot be cancelled.

Although S1D15600/601/602 Series devices maintain the operation status under commands, when external noise of excessive levels enters, their internal statys may be changed. Consequently, it is necessary to provide means to suppress noise occurring from package or the system or orovide means to avoid influence of such noise.

Also, to cope with sudden noise, we suggest you to set up the software so the operation status can be periodically refreshed.

When the Reset command is used, only initial settings 9 to 14 are active.

8. COMMANDS

The Command Set

A0, $\overline{\text{RD}}(\text{E})$ and $\overline{\text{WR}}(\text{R}/\overline{\text{W}})$ identify the data bus commands. Interpretation and execution of commands are synchronized to the internal clock. Since a busy check is normally not needed, commands can be processed at high speed.

For the 80-series MPU interface, the command is activated when a low pulse is entered in the $\overline{\text{RD}}$ pin during read or when a low pulse is entered in the WR pin during write. While the 68-series MPU interface is set to the read status when a high pulse is entered in the R/W pin,

and it is set to the write status when a low pulse is entered in this pin. The command is activated when a high pulse is entered in the E pin. (For their timings, see Section 10 "Timing Characteristics.") Therefore, the 68-series MPU interface differs from the 80-series MPU interface in the point where the \overline{RD} (or E) signal is 1 (or high) during status read and during display data read explained in the command description and on the command table. The following command description uses an 80-series MPU interface example.

If the serial interface is selected, data is sequentially entered from D7.

| Command | Code | | | | | | | | | Function | | |
|---|------|----|----|----|-----|------|---------|----------------------------|----------------|-----------------|--------|---|
| Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function |
| (1)Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | Turns the LCD display ON and OFF 0 : OFF 1 : ON |
| (2)Display START Line set | 0 | 1 | 0 | 0 | 1 | | Dis | paly s | tart ad | dress | | Determines the RAM display line for COM 0 |
| (3)Page address set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | I | Page a | ddres | 6 | Sets the display RAM pages in the Page Address register. |
| (4)Column address set; high-order 4 bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | C | High- olumn | order addres | SS | Sets the high order 4 bits of the display RAM column address in the register. |
| (4)Column address set; low-order 4 bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | C | Low- olumn | order addres | s | Sets the low-order 4 bits of the display RA column address in the register. |
| (5)Status read | 0 | 0 | 1 | | Sta | atus | | 0 | 0 | 0 | 0 | Reads the status information. |
| (6)Display data write | 1 | 1 | 0 | | | W | rite Da | ita | • | | | Writes data in the display RAM. |
| (7)Display data read | 1 | 0 | 1 | | | Re | ead Da | ita | | | | Reads data from the display RAM. |
| (8)ADC select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Outputs the display RAM address for SEG. 0: Normal 1: Reversed |
| (9)Normal/reverse display | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 | Displays the LCD image in normal or reverse mode. 0: Normal 1: Reversed |
| (10)Display all points ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Lights all segments. 0: Normal display 1: All ON |
| (11)Duty select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 1 | Sets LCD drive duty (1). 0:1/24, 48 1:1/32, 64 |
| (12)Duty +1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 1 | Sets LCD drive duty (2). 0: Normal 1: Duty+1 |
| (13)n-line reverse register set | 0 | 1 | 0 | 0 | 0 | 1 | 1 | No. of reversed n-lines | | | | Sets the line reverse driving and No. of reverse lines in the line reverse register. |
| (14)n-line reverse register release | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Releases the line reverse driving. |

Table 7. S1D15600/601/602 series command table

| | | | | | | | | | | | | i |
|--|----|----|----|----|----|------|------------|-----------------------|---------------|----|--|--|
| Command | | | | | | Code | | | | | | Function |
| Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function |
| (15)Read Modify write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments by 1 during write of column address counter, and set to 0 during read. |
| (16)End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases the Read Modify write mode. |
| (17)Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Internal reset |
| (18)Output status register set | 0 | 1 | 0 | 1 | 1 | 0 | 0 | Ou | Output status | | | Sets the COM and SEG status in registers. |
| (19)LCD Power supply ON/OFF | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | 0: Power OFF 1: Power ON |
| (20)Built-in power supply ON/OFF | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | Completes the turn-on sequence of built-in power supply. |
| (21)Electronic volume control register set | 0 | 1 | 0 | 1 | 0 | 0 | Ele val | ctronic control ue | | | Sets the V5 output voltage in the electronic control register. | |
| (22)Power save | | | | | | | | | | | | A complex command to turn off the display and light all indictors. |

(1) Display ON/OFF

Alternatively turns the display ON and OFF.

| Ao | E RD | $\frac{R}{WR}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|----------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

Note

D = 0 Display OFF

D = 1 Display ON

(2) Display Start Line Set

Loads the RAM line address of the initial display line, COM0, into the initial display line register. The RAM display data becomes the top line of the LCD screen. It is followed by the higher number lines in ascending order, corresponding to the duty cycle. The screen can be scrolled using this command by incrementing the line address.

| Ao | E RD | R/W WR | D7 | D6 | D | 5 | D4 | Dз | | D 2 | D1 | Do | |
|----|---------|-----------|----|--------------|----|---|----|----|---|------------|--------------|----|--|
| 0 | 1 | 0 | 0 | 1 | A٤ | 5 | A4 | A3 | ŀ | 42 | A1 | A0 | |
| A5 | | A4 | A3 | Aź | 2 | | A1 | A0 | | Lin | Line addres | | |
| 0 | | 0 | 0 | 0 | | | 0 | 0 | | | 0 | | |
| 0 | | 0 | 0 | 0 | | | 0 | 1 | | | 1 | | |
| 0 | | 0 | 0 | 0 | | | 1 | 0 | | | 2 | | |
| | | | | \downarrow | | | | | | | \downarrow | | |
| 1 | | 1 | 1 | 1 | | | 1 | 0 | | 62 | | | |
| 1 | | 1 | 1 | 1 | | | 1 | 1 | | 63 | | | |

(3) Page Address Set

Loads the RAM page address from the microprocessor into the page address register. A page address, along with a column address, defines a RAM location for writing or reading display data. When the page address is changed, the display status is not affected.

Page address 8 is a special use RAM area for the indicator. Only D0 is available for data exchange.

| Ao | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | A3 | A2 | A1 | A0 |

| A3 | A2 | A1 | A0 | Page |
|----|----|----|----|------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |

(4) Column Address Set

Loads the RAM column address from the microprocessor into the column address register. The column address is divided into two parts-4 high-order bits and 4 loworder bits.

When the microprocessor reads or writes display data to or from RAM, column addresses are automatically incremented, starting with the address stored in the column address register and ending with address 166. The page address is not incremented automatically.

| Ao | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
|----|----------------|-----------|----|----|----|----|----|--------------|-------|-------|--|
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 | |
| Ao | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | A3 | A2 | A1 | A0 | |
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Colur | nn ad | dress | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | | | |
| | | | ↓ | | | | | \downarrow | | | |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 165 | | | |

(5) Status read

Indicates to the microprocessor the four S1D15600 status conditions.

| Ao | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do |
|----|----------------|-----------|------|-----|------------|------------|----|----|----|----|
| 0 | 0 | 1 | Busy | ADC | ON/ OFF | RES- ET | 0 | 0 | 0 | 0 |

- BUSY Indicates whether or not the S1D15600 will accept a command. If BUSY is 1, the device is currently executing a command or is resetting, and no new commands can be accepted. If BUSY is 0, a new command can be accepted. It is not necessary for the microprocessor to check the status of this bit if enough time is allowed for the last cycle to be completed.
- ADC Indicates the relationship between RAM column addresses and the segment drivers. If ADC is 1, the relationship is normal and column address *n* corresponds to segment driver *n*. If ADC is 0, the relationship is inverted and column address (165 - n) corresponds to segment driver *n*.
- ON/OFF Indicates whether the display is ON or OFF. If ON/OFF is 1, the display is OFF. If ON/ OFF is 0, the display is ON. Note that this is the opposite of the Display ON/OFF command.
- RESET Indicates when initialization is in process as the result of RES or the Reset command.

(6) Display Data Write

Writes bytes of display data from the microprocessor to the RAM location specified by the column address and page address registers. The column address is incremented automatically so that the microprocessor can continuously write data to the addressed page.

| Ao | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|-----------|----|----|----|--------|-----|----|----|----|
| 1 | 1 | 0 | | | W | rite d | ata | | | |

(7) Display Data Read

Sends bytes of display data to the microprocessor from the RAM location specified by the column address and page address registers. The column address is incremented automatically so that the microprocessor can continously read data from the addressed page. A dummy read is required after loading an address into the column address register.

Display data cannot be read through the serial interface.

| Ao | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|-----------|----|----|----|-------|-----|----|----|----|
| 1 | 0 | 1 | | | Re | ead d | ata | | | |

(8) ADC Select

Selects the relationship between the RAM column addresses and the segment drivers. When reading or writing display data, the column address is incremented as shown in figure 4.

| Ao | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|----------------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

Note

D = 0 Rotate right (normal direction)

D = 1 Rotate left (reverse direction)

The output pin relationship can also be changed by the microprocessor. There are very few restrictions on pin assignments when constructing an LCD module.

(9) Normal/Reverse Display

Determines whether the data in RAM is displayed normally or inverted.

| A0 | $\frac{E}{RD}$ | $\frac{R}{WR}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|----------------|----------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | D |

Note

- D = 0 LCD segment is ON when RAM data is 1 (normal).
- D = 1 LCD segment is ON when RAM data is 0 (inverse).

(10) Display All Points ON/OFF

Turns all LCD points ON independently of the display data in RAM. The RAM contents are not changed. This command has priority over the normal/inverse display command.

| Ao | E RD | $\frac{R}{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|---------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |

Note

D = 0 Normal display status

D = 1 All display segments ON

If this command is received when the display status is OFF, the Power Save command is executed.

(11) Duty Select

Selects the LCD driver duty.

Since this is independent from contents of the output status register, the duty must be selected according to the LCD output status.

In multi-chip configuration, the master and slave devices must have the same duty.

| Ao | E RD | R/W WR | D7 | D6 | 0 | D 5 | D4 | Dз | D2 | D1 | Do |
|----|---------|-----------|----|----|---|------------|----|-----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | | 1 | 0 | 1 | 0 | 0 | D |
| | | | | | | | | | | | |
| | Мос | del | | D | | | | Dut | y | | |
| 6 | 101 | | | 0 | | | | 1/4 | 8 | | |

| S1D15600 | 1 | 1/64 |
|----------|--------|--------------|
| S1D15601 | 0 1 | 1/24 1/32 |
| S1D15602 | 0 1 | 1/16 1/16 |

(12) Duty + 1

Increases the duty by 1. If 1/48 or 1/64 duty is selected in the S1D15600 for example, 1/49 or 1/65 is set, respectively and COM1 functions as either the COM48 or COM64 output. The display line always accesses the RAM area corresponding to page address 8, D0. (Refer to Figure 4.)

In multi-chip configuration, the Duty + 1 command must be executed to both the master and slave sides.

| Ao | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|--------|----|------------|----------------|--------------|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | D |
| | Мос | lel | | D | | | Dut | у | | |
| S | 1D15 | 5600 | | 0 1 | | 1/4 1/4 | 8 or 9 or | 1/64 1/65 | 5 | |
| S | 1D15 | 5601 | | 0 1 | | 1/2 1/2 | 24 or 25 or | 1/32 1/33 | 2 | |
| S | 1D15 | 5602 | | 0 1 | | | 1/1 1/1 | 6 7 | | |

(13) n-line Reverse Register Set

Selects the number of inverse lines for the LCD AC controller. The value of n is set between 2 to 16 and is stored in the n-line inversion register.

| A0 | E RD | R/W WR | D7 | D | 6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|-----------|----|---|---|----|------------|-----|-----------------|------|-----|
| 0 | 1 | 0 | 0 | 0 | | 1 | 1 | A3 | A2 | A1 | A0 |
| A3 | 3 | A2 | A | 1 | | A0 | Nu | mbe | r of i lines | nver | ted |
| 0 | | 0 | 0 | | | 0 | lines – | | | | |
| 0 | | 0 | 0 | | | 1 | | | 2 | | |
| 0 | | 0 | 1 | | | 0 | | | 3 | | |
| | | | Ļ | | | | | | \downarrow | | |
| 1 | | 1 | 1 | | | 0 | 0 15 | | | | |
| 1 | | 1 | 1 | | | 1 | | | 16 | | |

Do not use this command when using the votage follower of the built-in power supply, the characteristics of the built-in power supply cannot then be guaranteed to stay within the specification.

(14) n-line Reverse Register Release

Cancels *n*-line inversion and restores the normal 2-frame AC control. The contents of the *n*-line inversion register are not changed.

| Ao | $\frac{E}{RD}$ | R/₩ ₩R | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do |
|----|----------------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

(15) Read Modify Write

Following this command, the column address is no longer incremented automatically by a Read Display Data command. The column address is still incremented by the Write Display Data command. This mode is cancelled by the End command. The column address is then returned to its value prior to the Modify Read command. This command makes it easy to manage the duplication of data from a particular display area for features such as cursor blinking.

| Ao | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Note that the Column Address Set command cannot be used in modify-read mode.



(16) End

Cancels the modify read mode. The column address prior to the Modify Read command is restored.

| Ao | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

(17) Reset

Resets the initial display line, column address, page address, and *n*-line inversion registers to their initial values. This command does not affect the display data in RAM.

| Ao | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The reset command does not initialize the LCD power supply. Only RES can be used to initialize the supplies.



(18) Output Status Register Set

Available only in the S1D15600 and S1D15601. This command selects the role of the COM/SEG dual pins and determines the LCD driver output status. The COM output scanning direction can be selected by setting A3 to HIGH or LOW. For details, refer to the Output Status Circuit in each function description.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | Аз | A2 | A1 | Ao |

A3: Selection of the COM output scanning direction

| A ₂ | $A_2 A_1 A_0$ | | Output Status | Number of COM/SEG Output pins | Remarks |
|----------------|---------------|---|------------------|-------------------------------------|---------------------------|
| 0 | 0 | 0 | Case 6 | SEG 166 | Applies to the SED1560/61 |
| 0 | 0 | 1 | Case 5 | SEG 134, COM 32 | |
| 0 | 1 | 0 | Case 4 | SEG 134, COM 32 | Applies to the SED1561 |
| 0 | 1 | 1 | Case 3 | SEG 134, COM 32 | |
| 1 | 0 | 0 | Case 2 | SEG 102, COM 64 | Applies to the |
| 1 | 0 | 1 | Case 1 | SEG 102, COM 64 | SED1560 |
| 1 | 1 | 0 | Case 6 | SEG 166 | Applies to the |
| 1 | 1 | 1 | Case 6 | SEG 166 | SED1560/61 |

(19) LCD Power Supply ON/OFF

Turns the S1D1560*D**B* internal LCD power supply ON or OFF. When the power supply is ON, the voltage converter, the voltage regulator circuit and the voltage followers are operating. For the converter to function, the oscillator must also be operating.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | Dз | D2 | D1 | Do |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | D |

Note

D = 0 Supply OFF D = 1 Supply ON

When an external power supply is used with the S1D15600D**B*, the internal supply must be OFF. If the S1D15600D**B* is used in a multiple-chip

configu-ration, an external power supply that meets the specifications of the LCD panel must be used. An S1D15600 operating as a slave must have its internal power supply turned OFF.

(20) Built-in Power Supply ON/OFF

This command turns on the built-in power supply.

| Ao | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

The S1D15600 series has the built-in, low-power LCD driving voltage generator circuit which can cut almost all currents except those required for LCD display. This is the primary advantage of the S1D15600 series product. However, it has the LOW power and you need perform the following power-on sequence when turning on the built-in power supply:

Sequence in the Built-in Power supply ON/OFF Status

To turn on built-in power supply, execute the above builtin power supply ON sequence. To turn off internal power supply execute the power save sequence as shown in the following power supply OFF status. Accordingly, to turn on built-in power supply again after turn it off (power save), execute the "Power Save Clear Sequence" that will be described afterwards.

Built-in power supply ON status



Built-in power supply OFF status

| | Display OFF | command | AE(H) |
|----|---------------------------|---------|-------|
| | ▼ Output Status case 6 | command | CF(H) |
| *2 | *DUTY+1 Clear | command | AA(H) |
| | ↓ Display All ON | command | A5(H) |

- *1: Regarding the S1D15602, it is not necessary to execute a command to decide an output status.
- *2: When the COMI pin is not used, it is not necessary to enter the DUTY+1 and DUTY+1 Clear commands.
- *3: When the built-in power supply startup end command is not executed, current is consumed stationarily. Built in power supply startup end command must

Built-in power supply startup end command must always be used in a pair with built-in power supply ON command.

*4: The waiting time depends on the externally-installed capacitance C2 (refer to 7-37). After the waiting time shown in Graph 1, the power supply can be started surely.



*5: Within the waiting time in built-in power supply ON status, any command other than built-in power supply control commands such as Power Save, and display ON/OFF command, display normal rotation/reverse command, display all ON command, output status select command and DUTY+1 clear command can accept another command without any problem. RAM read and write operations can be freely performed.

(21) Electronic Volume Control Register Set

Through these commands, the liquid crystal driving voltage V5 being outputted from the voltage regulation circuit of the built-in liquid crystal power supply, in order to adjust the contrast of the liquid crystal display.

By setting data to the 4 bit register, one of the 16 voltage status may be selected for the liquid crystal driving voltage V5. External resistors are used for setting the voltage regulation range of the V5. For details refer to the paragraph of the voltage regulation circuit in the Clause for the explanation of functions.

| Ao | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
|-----|----------------|-----------|----|----|----|-------------------------------|--------|------|--------|-------|
| 0 | 1 | 0 | 1 | 0 | 0 | A4 | A3 | A2 | A1 | A0 |
| A4 | A3 | A2 | A1 | A |) | | - 11 | /5 | | |
| 0 0 | | 0 | 0 | 0 | S | Small (as the absolute value) | | | | alue) |
| : | | | | | | | | | | |
| 1 | 1 | 1 | 1 | 1 | La | arge (a | as the | abso | lute v | alue) |

When not using the electronic volume control function, set to (0, 0, 0, 0, 0).

(22) Power Save (Complex Command)

If the Display All Points ON command is specified in the display OFF state, the system enters the power save status, reducing the power consumption to approximate the static power consumption value. The internal state in the power save status is as follows:

(a) The oscillator and power supply circuits are stopped.

- (b) The LCD driver is stopped and segment and common driver outputs output the VDD level.
- (c) An input of an external clock is inhibited and OSC2 enters the high-impedance state.
- (d) The display data and operation mode before execution of the power save command are held.
- (e) All LCD driver voltages are fixed to the VDD level.

The power save mode is cancelled by entering either the Display ON command or the Display All Points OFF command (display operation state). When external voltage driver resistors are used to supply the LCD driver voltage level, the current through them must be cut off by the power save signal.

If an external power supply is used, it must be turned OFF using the power save signal in the same manner and voltage levels must be fixed to the floating or VDD level.

Sequence in the Power Save Status

Power Save and Power Save Clear must be executed according to the following sequence.

To give a liquid crystal driving voltage level by the externally-installed resistance dividing circuit, the current flowing in this resistance must be cut before or concurrently with putting the S1D15600/601/602 series into the power save status so that it may be fixed to the floating or VDD level.

When using an external power supply, likewise, its function must be stopped before or concurrently with putting the S1D15600/601/602 series ino the power save status so that it may be fixed to the floating or VDD level. In a configurationinwhich an exclusive common driver such as S1D16700 is combined with the S1D15600/601/602 series, it is necessary to stop the external power supply function after putting all the common output into non-selection level.

| | Display OFF | command | AE(H) |
|----|----------------------|---------|-------|
| *3 | Output Status case 6 | command | CF(H) |
| *2 | *DUTY+1 Clear | command | AA(H) |
| *1 | Display All ON | command | A5(H) |

Power save sequence

Power save clear sequence



- *1: In the power save sequence, the power save status is provided after the display all ON command. In the power save clear sequence, the power save status is cleared after the display all ON status OFF command.
- *2 When the COMI pin is not used, it is not necessary to eneter the DUTY+1 command and DUTY+1 clear command.
- *3 In the S1D15602, it is not necessary to execute a command to decide an output status.
- *4 The display ON command can be executed any-

where if it is later than the display all ON status OFF command.

- *5 When internal power supply startup end command is not executed, current is consumed stationarily. Internal power supply startup end command must always be used in a pair with internal power supply ON command.
- *6 The waiting time depends on the Externally-installed capacitance C2 (refer to 7-46). After the waiting time shown in the above Graph 1, the power supply can be started surely.

9. COMMAND DESCRIPTION – INSTRUCTION SETUP EXAMPLES

Instruction Setup Examples

Initial setup

- Note: As power is turned on, this IC outputs non-LCD-drive potentials $V_2 V_3$ from SEG terminal (generates output for driving the LCD) and V1 –V4 from COM terminal (also used for generating the LCD drive output). If charge remains on the smoothing capacitor being inserted between the above LCD driving terminals, the display screen can be blacked out momentarily. In order to avoid this trouble, it is recommended to employ the following powering on procedure.
- When the built-in power is used immediately after the main power is turned on:



- * This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned. Check them on the actual system.
- Notes: *1: Refer to the "Reset Circuit" in the Function Description.

 - *2: Refer to the "ADC Select" in the Command Selection (8).
 *3: Refer to the "Output State Register Set" in the Command Description (18).
 - *4: Refer to the "Duty Select" in the Command Description (11).
 - *5: Refer to the "Duty + 1" in the Command Description.
 - *6: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (21).
 - *7: Refer to the "n-line Inversion Register Set" in the Command Description (13).
 - *8: Refer to the "Built-in Power Supply ON/OFF" in the Command Description (21).
 - *9: Refer to the "Built-in Power Supply ON/OFF Sequence" in the Command Description.
 - *10: Refer to the "Built-in Power Supply ON Complete" in the Command Description (20).

• When the built-in power supply is not used immediately after the main power is turned on:



- * This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned. Check them on the actual system.
- Notes: *1: Refer to the "Reset Circuit" in the Function Description.
 - *2: Refer to the "ADC Select" in the Command Description (8).
 - *3: Refer to the "Output State Register Set" in the Command Description (18)
 - *4: Refer to the "Duty Select" in the Command Description (11).
 - *6: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (21).
 - *7: Refer to the "n-line Inversion Register Set" in the Command Description (13).
 - *8: Refer to the "Built-in Power Supply ON/OFF" in the Command Description (19).
 - *11,12: You can select either the sleep mode or standby mode for the power save mode. Refer to the "Power Save (Multiple Commands)" in the Command Description (22).

Data Display



Notes: *13: Refer to the "Display Line Set" in the Command Description (2).

- *14: Refer to the "Page Address Set" in the Command Description (3).
- *15: Refer to the "Column Address Set" in the Command Description (4).
- *16: Refer to the "Display Data Write" in the Command Description (6).
- *17: Refer to the "Display ON/OFF" in the Command Description (1). It is recommended to avoid the all-white-display of the display start data.
- Powering Off *18



The time spent for the operations ranging from power save through powering off (VDD – VSS = 2.4V) (tL) must be longer than the time required for V5 to V1 go under the LCD panel threshold voltage (normally 1V). * tH is determined by time constant of the external resisters Ra and Rb (for adjusting voltages V5 to V1) and the smoothing capacitor C2. * It is recommended to cut tL shorter by connecting a resistor between VDD and V5.

- Notes: *18: This IC functions as the logic circuit of the power supplies VDD VSS, and used for controlling the driver of LCD power supplies VDD V5. Thus, if power supplies VDD VSS are turned off while voltage is still present on LCD power supplies VDD V5, drivers (COM and SEG) may output uncontrolled voltage. Therefore, you are required to observe the following powering off procedure: Turn the built-in power supply off, then turn off the IC power supplies (VDD VSS) only after making sure that potential of V5 V1 is below the LCD panel threshold voltage level. Refer to the "Supply Circuit" in the Function Description.
 - *19: When the power save command is entered, you must not implement reset from RES terminal until VDD Vss power are turned off. Refer to the "Power Save" in the Command Description.

• Refresh

It is recommended that the operating modes and display contens be refreshed periodically, to prevent the effect of unexpected noise. This sequence, however, must not be turned on as long as the initial setup, data display or powering off sequence is taking place.



Connection between LCD drivers

The LCD display area can be increased by using the S1D15600/601/602 series in a multiple-chip configuration or with the S1D15600/601/602 series special common driver (S1D16300). Application with external Driver

S1D1560*D**B*-S1D16300



S1D1560*D**B*-S1D1560*D**B* (when oscillator circuit is used)



S1D1560*D**B*-S1D1560*D**B* (External clock)



using a serial interface. When used in a multiple-chip

configuration, the S1D15600 is controlled by the chip

select signals from the microprocessor.

Microprocessor Interface

The S1D15600/601/602 series interfaces to either 8080or 6800-series microprocessors. The number of connections to the microprocessor can be minimized by

8080-series microprocessors

Vcc Vdd A0 A0 C86 CS1 A1 to A7 Decoder 777 CS2 MPU S1D15600 IORQ D0 to D7 D0 to D7 RD RD WR WR P/S RES RES GND Vss RESET 6800-series microprocessors Vcc Vdd A0 A0 C86 A0 to A15 CS1 Decoder CS2 MPU S1D15600 VMA D0 to D7 D0 to D7 Е Е R/W R/W P/S RES RES GND Vss RESET 77 Serial interface Vdd Vcc A0 A0 C86 A0 to A7 CS1 777 Decoder CS2 MPU S1D15600 VDD or GND PORT1 SI PORT2 SCL P/S RES RES GND Vss 777 RESET 7

LCD Panel Interface Examples

Single-chip configurations



Multiple-chip configurations



Special Common Driver Configurations



* If an external amp circuit is configured, we recommend to use the S1F76600 and S1F76610.

SED1560T TCP Pin Layout

This drawing is not for specifying the TCP outline shape.





TCP DIMENSIONS (2 ways)


TCP DIMENSIONS (4 ways)



8. S1D15605 Series

Contents

| 1. | DESCRIPTION |
|-----|--|
| 2. | FEATURES |
| 3. | BLOCK DIAGRAM |
| 4. | PAD |
| 5. | PIN DESCRIPTIONS |
| 6. | DESCRIPTION OF FUNCTIONS |
| 7. | COMMANDS |
| 8. | COMMAND DESCRIPTION |
| 9. | ABSOLUTE MAXIMUM RATINGS |
| 10. | DC CHARACTERISTICS |
| 11. | TIMING CHARACTERISTICS |
| 12. | THE MPU INTERFACE (REFERENCE EXAMPLES) |
| 13. | CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLE) |
| 14. | CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLES) |
| 15. | A SAMPLE TCP PIN ASSIGNMENT |
| 16. | EXTERNAL VIEW OF TCP PINS |

1. DESCRIPTION

The S1D15605 Series is a series of single-chip dot matrix liquid crystal display drivers that can be connected directly to a microprocessor bus. 8-bit parallel or serial display data sent from the microprocessor is stored in the internal display data RAM and the chip generates a liquid crystal drive signal independent of the microprocessor. Because the chips in the S1D15605***** contain 65×132 bits of display data RAM and there is a 1-to-1 correspondence between the liquid crystal panel pixels and the internal RAM bits, these chips enable displays with a high degree of freedom.

The S1D15606***** chips contain 49 common output circuits and 132 segment output circuits, so that a single chip can drive a 49×132 dot display (capable of displaying 8 columns \times 4 rows of a 16 \times 16 dot kanji font). The S1D15607***** chips contain 33 common output circuits and 132 segment output circuits, so that a single chip can drive 33×132 dot display (capable of displaying 8 columns \times 2 rows of 16 \times 16 dot kanji fonts). Thanks to the built-in 55 common output circuits and 132 segment output circuits, the S1D15608***** is capable of displaying 55×132 dots (11 columns $\times 4$ lines using 11×12 dots Kanji font) with a single chip. The S1D15609***** chips contain 53 common output circuits and 132 segment output circuits, so that a single chip can drive 53×132 dot display (capable of displaying 11 columns \times 4 rows of 11 \times 12 dot kanji fonts). Moreover, the capacity of the display can be extended through the use of master/slave structures between chips.

The chips are able to minimize power consumption because no external operating clock is necessary for the display data RAM read/write operation. Furthermore, because each chip is equipped internally with a lowpower liquid crystal driver power supply, resistors for liquid crystal driver power voltage adjustment and a display clock CR oscillator circuit, the S1D15605 Series chips can be used to create the lowest power display system with the fewest components for highperformance portable devices.

2. FEATURES

- Direct display of RAM data through the display data RAM.
 - RAM bit data: "1" Display on

"0" Display off

(during normal display)

- RAM capacity $65 \times 132 = 8580$ bits
- Display driver circuits S1D15605*****:65 common output and 132 segment outputs
 - S1D15606*****:49 common output and 132 segment outputs
 - S1D15607****:33 common outputs and 132 segment outputs
 - S1D15608****:55 common outputs and 132 segment outputs
 - S1D15609****:53 common outputs and 132 segment outputs

- High-speed 8-bit MPU interface (The chip can be connected directly to the both the 80x86 series MPUs and the 68000 series MPUs) /Serial interfaces are supported.
- Abundant command functions
- Display data Read/Write, display ON/OFF, Normal/ Reverse display mode, page address set, display start line set, column address set, status read, display all points ON/OFF, LCD bias set, electronic volume, read/modify/write, segment driver direction select, power saver, static indicator, common output status select, V5 voltage regulation internal resistor ratio set.
- Static drive circuit equipped internally for indicators. (1 system, with variable flashing speed.)
- Low-power liquid crystal display power supply circuit equipped internally.
 - Booster circuit (with Boost ratios of Double/Triple/ Quad, where the step-up voltage reference power supply can be input externally) High-accuracy voltage adjustment circuit (Thermal

gradient –0.05%/°C or –0.2%/°C or external input) V5 voltage regulator resistors equipped internally, V1 to V4 voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.

- CR oscillator circuit equipped internally (external clock can also be input)
- Extremely low power consumption
 Operating power when the built-in power supply is used (an example)
 S1D15605D00B* 81 µA (VDD VSS = VDD VSS2=
 /S1D15605D11B* 3.0 V, Quad voltage, V5 VDD =
 -11.0 V)
 S1D15605D00B* 31 µA (VDD VSS VDD =

 $S1D15606D00B*43 \ \mu A \ (VDD-VSS=VDD-VSS2= \\ /S1D15606D11B* 3.0 \ V, \ Triple \ voltage, \ V5-VDD= \\ -8.0 \ V)$

 $S1D15607D00B \approx 29 \ \mu A \ (VDD - VSS = VDD - VSS2 = /S1D15607D11B \approx 3.0 \ V, Triple \ voltage, V5 - VDD = -8.0 \ V)$

- S1D15608D00B*/S1D15608D11B*
- /S1D15609D00B*/S1D15609D11B*
 - $46\mu A (VDD VSS = VDD VSS2 =$ 3.0 V, Triple voltage, V5 - VDD = - 8.0 V)

Conditions: When all displays are in white and the normal mode is selected (see page 60 * 12 for details of the conditions).

- Power supply Operable on the low 1.8 voltage Logic power supply VDD – VSS = 1.8 V to 5.5 V Boost reference voltage: VDD – VSS2 = 1.8 V to 6.0 V Liquid crystal drive power supply: V5 – VDD = -4.5
- V to -16.0 V
- Wide range of operating temperatures: -40 to 85°C
- CMOS process
- Shipping forms include bare chip and TCP.
- These chips not designed for resistance to light or resistance to radiation.

Series Specifications

Bare chip

| Product Name | Duty | Bias | SEG Dr | COM Dr | VREG Temperature Gradient | Chip Thickness |
|---------------|------|----------|--------|--------|------------------------------|-------------------|
| S1D15605D00B* | 1/65 | 1/9, 1/7 | 132 | 65 | −0.05%/°C | 625 μm |
| S1D15605D11B* | 1/65 | 1/9, 1/7 | 132 | 65 | −0.05%/°C | 625 μm |
| S1D15605D11E* | 1/65 | 1/9, 1/7 | 132 | 65 | −0.05%/°C | 300 µm |
| S1D15605D01B* | 1/65 | 1/9, 1/7 | 132 | 65 | −0.2%/°C | 625 μm |
| S1D15605D02B* | 1/65 | 1/9, 1/7 | 132 | 65 | External Input | 625 μm |
| S1D15606D00B* | 1/49 | 1/8, 1/6 | 132 | 49 | −0.05%/°C | 625 μm |
| S1D15606D01B* | 1/49 | 1/8, 1/6 | 132 | 49 | −0.2%/°C | 625 μm |
| S1D15606D02B* | 1/49 | 1/8, 1/6 | 132 | 49 | External Input | 625 μm |
| S1D15606D11B* | 1/49 | 1/8, 1/6 | 132 | 49 | −0.05%/°C | 625 μm |
| S1D15607D00B* | 1/33 | 1/6, 1/5 | 132 | 33 | −0.05%/°C | 625 μm |
| S1D15607D01B* | 1/33 | 1/6, 1/5 | 132 | 33 | −0.2%/°C | 625 μm |
| S1D15607D02B* | 1/33 | 1/6, 1/5 | 132 | 33 | External Input | 625 μm |
| S1D15607D11B* | 1/33 | 1/6, 1/5 | 132 | 33 | −0.05%/°C | 625 μm |
| S1D15608D00B* | 1/55 | 1/8, 1/6 | 132 | 55 | −0.05%/°C | 625 μm |
| S1D15609D00B* | 1/53 | 1/8, 1/6 | 132 | 53 | −0.05%/°C | 625 μm |

ТСР

| Product Name | Duty | Bias | SEG Dr | COM Dr | VREG Temperature Gradient |
|---------------|------|----------|--------|--------|---------------------------|
| S1D15605T00** | 1/65 | 1/9, 1/7 | 132 | 65 | -0.05%/°C |
| S1D15606T00** | 1/49 | 1/8, 1/6 | 132 | 49 | -0.05%/°C |
| S1D15607T00** | 1/33 | 1/6, 1/5 | 132 | 33 | -0.05%/°C |

Product name of custom TCP can be coped with specially.

3. BLOCK DIAGRAM

Example: S1D15605*****



4. PAD

Pad Layout



S1D15605***** Pad Center Coordinates

| PAD No. | PIN Name | х | Y | PAD No. | PIN Name | х | Y | PAD No. | PIN Name | х | Y |
|------------|-----------------|------|------|------------|-------------|-------|------|------------|-------------|-------|------|
| 1 | (NC) | 4973 | 1246 | 41 | CAP3- | 695 | 1246 | 81 | TEST4 | -2867 | 1246 |
| 2 | FRS | 4853 | | 42 | (NC) | 605 | | 82 | (NC) | -2957 | |
| 3 | FR | 4734 | | 43 | CAP1+ | 516 | | 83 | Vdd | -3059 | |
| 4 | CL | 4614 | | 44 | CAP1+ | 427 | | 84 | M/S | -3179 | |
| 5 | DOF | 4494 | | 45 | CAP1- | 338 | | 85 | CLS | -3298 | |
| 6 | TEST0 | 4375 | | 46 | CAP1- | 249 | | 86 | Vss | -3418 | |
| 7 | Vss | 4255 | | 47 | CAP2- | 160 | | 87 | C86 | -3538 | |
| 8 | CS1 | 4136 | | 48 | CAP2- | 71 | | 88 | P/S | -3657 | |
| 9 | CS2 | 4016 | | 49 | CAP2+ | -18 | | 89 | Vdd | -3777 | |
| 10 | Vdd | 3896 | | 50 | CAP2+ | -107 | | 90 | HPM | -3896 | |
| 11 | RES | 3777 | | 51 | Vss | -196 | | 91 | Vss | -4016 | |
| 12 | A0 | 3657 | | 52 | Vss | -285 | | 92 | IRS | -4136 | |
| 13 | Vss | 3538 | | 53 | Vrs | -374 | | 93 | Vdd | -4255 | |
| 14 | W <u>R,</u> R/W | 3418 | | 54 | Vrs | -463 | | 94 | TEST5 | -4375 | |
| 15 | RD, E | 3298 | | 55 | Vdd | -552 | | 95 | TEST6 | -4494 | |
| 16 | Vdd | 3179 | | 56 | Vdd | -641 | | 96 | TEST7 | -4614 | |
| 17 | D0 | 3059 | | 57 | V1 | -730 | | 97 | TEST8 | -4734 | |
| 18 | D1 | 2940 | | 58 | V1 | -819 | | 98 | TEST9 | -4853 | |
| 19 | D2 | 2820 | | 59 | V2 | -908 | | 99 | (NC) | -4973 | ★ |
| 20 | D3 | 2700 | | 60 | V2 | -997 | | 100 | (NC) | -5252 | 1248 |
| 21 | D4 | 2581 | | 61 | (NC) | -1086 | | 101 | COM31 | | 1163 |
| 22 | D5 | 2461 | | 62 | V3 | -1176 | | 102 | COM30 | | 1090 |
| 23 | D6, SCL | 2342 | | 63 | V3 | -1265 | | 103 | COM29 | | 1017 |
| 24 | D7, SI | 2222 | | 64 | V4 | -1354 | | 104 | COM28 | | 945 |
| 25 | (NC) | 2119 | | 65 | V4 | -1443 | | 105 | COM27 | | 872 |
| 26 | Vdd | 2030 | | 66 | V5 | -1532 | | 106 | COM26 | | 799 |
| 27 | Vdd | 1941 | | 67 | V5 | -1621 | | 107 | COM25 | | 727 |
| 28 | Vdd | 1852 | | 68 | (NC) | -1710 | | 108 | COM24 | | 654 |
| 29 | Vdd | 1763 | | 69 | Vr | -1799 | | 109 | COM23 | | 581 |
| 30 | Vss | 1674 | | 70 | Vr | -1888 | | 110 | COM22 | | 509 |
| 31 | Vss | 1585 | | 71 | Vdd | -1977 | | 111 | COM21 | | 436 |
| 32 | Vss | 1496 | | 72 | Vdd | -2066 | | 112 | COM20 | | 363 |
| 33 | Vss2 | 1407 | | 73 | TEST1 | -2155 | | 113 | COM19 | | 291 |
| 34 | Vss2 | 1318 | | 74 | TEST1 | -2244 | | 114 | COM18 | | 218 |
| 35 | VSS2 | 1229 | | 75 | TEST2 | -2333 | | 115 | COM17 | | 145 |
| 36 | VSS2 | 1140 | | 76 | TEST2 | -2422 | | 116 | COM16 | | 73 |
| 37 | (NC) | 1051 | | 77 | (NC) | -2511 | | 117 | COM15 | | 0 |
| 38 | Vout | 962 | | 78 | TEST3 | -2600 | | 118 | COM14 | | -73 |
| 39 | Vout | 873 | | 79 | TEST3 | -2689 | | 119 | COM13 | | -145 |
| 40 | CAP3– | 784 | V | 80 | TEST4 | -2778 | * | 120 | COM12 | V | -218 |

Units: μm

Υ

-1246

Х

-252

-180

-108

-36

36

108

180

252

324 395

467

539

611

683

755

827

899

971

1042

1114

1186

1258

1330

1402

1474

1546

1618

1689

1761

1833

1905

1977

2049

2121

2193

2265

2336

2408

2480

2552

| PAD | PIN | X | X |] | PAD | PIN | X | X |] | PAD | PIN |
|-----|-------|-------|-------|---|-----|-------|-------|-------|---|-----|--------|
| No. | Name | X | Y | | No. | Name | X | Y | | No. | Name |
| 121 | COM11 | -5252 | -291 | | 161 | SEG22 | -3127 | -1246 | | 201 | SEG62 |
| 122 | COM10 | | -363 | | 162 | SEG23 | -3055 | | | 202 | SEG63 |
| 123 | COM9 | | -436 | | 163 | SEG24 | -2983 | | | 203 | SEG64 |
| 124 | COM8 | | -509 | | 164 | SEG25 | -2912 | | | 204 | SEG65 |
| 125 | COM7 | | -581 | | 165 | SEG26 | -2840 | | | 205 | SEG66 |
| 126 | COM6 | | -654 | | 166 | SEG27 | -2768 | | | 206 | SEG67 |
| 127 | COM5 | | -727 | | 167 | SEG28 | -2696 | | | 207 | SEG68 |
| 128 | COM4 | | -800 | | 168 | SEG29 | -2624 | | | 208 | SEG69 |
| 129 | COM3 | | -872 | | 169 | SEG30 | -2552 | | | 209 | SEG70 |
| 130 | COM2 | | -945 | | 170 | SEG31 | -2480 | | | 210 | SEG71 |
| 131 | COM1 | | -1018 | | 171 | SEG32 | -2408 | | | 211 | SEG72 |
| 132 | COM0 | | -1090 | | 172 | SEG33 | -2336 | | | 212 | SEG73 |
| 133 | COMS | | -1163 | | 173 | SEG34 | -2265 | | | 213 | SEG74 |
| 134 | (NC) | ▼ | -1248 | | 174 | SEG35 | -2193 | | | 214 | SEG75 |
| 135 | (NC) | -5009 | -1246 | | 175 | SEG36 | -2121 | | | 215 | SEG76 |
| 136 | (NC) | -4924 | | | 176 | SEG37 | -2049 | | | 216 | SEG77 |
| 137 | (NC) | -4853 | | | 177 | SEG38 | -1977 | | | 217 | SEG78 |
| 138 | (NC) | -4781 | | | 178 | SEG39 | -1905 | | | 218 | SEG79 |
| 139 | SEG0 | -4709 | | | 179 | SEG40 | -1833 | | | 219 | SEG80 |
| 140 | SEG1 | -4637 | | | 180 | SEG41 | -1761 | | | 220 | SEG81 |
| 141 | SEG2 | -4565 | | | 181 | SEG42 | -1689 | | | 221 | SEG82 |
| 142 | SEG3 | -4493 | | | 182 | SEG43 | -1618 | | | 222 | SEG83 |
| 143 | SEG4 | -4421 | | | 183 | SEG44 | -1546 | | | 223 | SEG84 |
| 144 | SEG5 | -4349 | | | 184 | SEG45 | -1474 | | | 224 | SEG85 |
| 145 | SEG6 | -4277 | | | 185 | SEG46 | -1402 | | | 225 | SEG86 |
| 146 | SEG7 | -4206 | | | 186 | SEG47 | -1330 | | | 226 | SEG87 |
| 147 | SEG8 | -4134 | | | 187 | SEG48 | -1258 | | | 227 | SEG88 |
| 148 | SEG9 | -4062 | | | 188 | SEG49 | -1186 | | | 228 | SEG89 |
| 149 | SEG10 | -3990 | | | 189 | SEG50 | -1114 | | | 229 | SEG90 |
| 150 | SEG11 | -3918 | | | 190 | SEG51 | -1042 | | | 230 | SEG91 |
| 151 | SEG12 | -3846 | | | 191 | SEG52 | -971 | | | 231 | SEG92 |
| 152 | SEG13 | -3774 | | | 192 | SEG53 | -899 | | | 232 | SEG93 |
| 153 | SEG14 | -3702 | | | 193 | SEG54 | -827 | | | 233 | SEG94 |
| 154 | SEG15 | -3630 | | | 194 | SEG55 | -755 | | | 234 | SEG95 |
| 155 | SEG16 | -3559 | | | 195 | SEG56 | -683 | | | 235 | SEG96 |
| 156 | SEG17 | -3487 | | | 196 | SEG57 | -611 | | | 236 | SEG97 |
| 157 | SEG18 | -3415 | | | 197 | SEG58 | -539 | | | 237 | SEG98 |
| 158 | SEG19 | -3343 | | | 198 | SEG59 | -467 | | | 238 | SEG99 |
| 159 | SEG20 | -3271 | | | 199 | SEG60 | -395 | | | 239 | SEG100 |
| 160 | SEG21 | -3199 | ♥ | | 200 | SEG61 | -324 | ♥ | | 240 | SEG101 |

| PAD | PIN | | |
|-----|--------|------|-------|
| No. | Name | X | Y |
| 241 | SEG102 | 2624 | -1246 |
| 242 | SEG103 | 2696 | |
| 243 | SEG104 | 2768 | |
| 244 | SEG105 | 2840 | |
| 245 | SEG106 | 2912 | |
| 246 | SEG107 | 2983 | |
| 247 | SEG108 | 3055 | |
| 248 | SEG109 | 3127 | |
| 249 | SEG110 | 3199 | |
| 250 | SEG111 | 3271 | |
| 251 | SEG112 | 3343 | |
| 252 | SEG113 | 3415 | |
| 253 | SEG114 | 3487 | |
| 254 | SEG115 | 3558 | |
| 255 | SEG116 | 3630 | |
| 256 | SEG117 | 3702 | |
| 257 | SEG118 | 3774 | |
| 258 | SEG119 | 3846 | |
| 259 | SEG120 | 3918 | |
| 260 | SEG121 | 3990 | |
| 201 | SEG122 | 4062 | |
| 262 | SEG123 | 4134 | |
| 203 | SEG124 | 4200 | |
| 204 | SEG125 | 4277 | |
| 200 | SEG120 | 4349 | |
| 200 | SEG127 | 4421 | |
| 268 | SEG120 | 4495 | |
| 269 | SEG130 | 4637 | |
| 270 | SEG131 | 4709 | |
| 270 | (NC) | 4781 | |
| 272 | (NC) | 4853 | |
| 273 | (NC) | 4924 | |
| 274 | (NC) | 5009 | ↓ |
| 275 | (NC) | 5252 | -1248 |
| 276 | COM32 | | -1163 |
| 277 | COM33 | | -1090 |
| 278 | COM34 | | -1018 |
| 279 | COM35 | | -945 |
| 280 | COM36 | ₩ | -872 |

| PAD | PIN | X | |
|-----|-------|------|------|
| No. | Name | X | Y |
| 281 | COM37 | 5252 | -800 |
| 282 | COM38 | | -727 |
| 283 | COM39 | | -654 |
| 284 | COM40 | | -581 |
| 285 | COM41 | | -509 |
| 286 | COM42 | | -436 |
| 287 | COM43 | | -363 |
| 288 | COM44 | | -291 |
| 289 | COM45 | | -218 |
| 290 | COM46 | | -145 |
| 291 | COM47 | | -73 |
| 292 | COM48 | | 0 |
| 293 | COM49 | | 73 |
| 294 | COM50 | | 145 |
| 295 | COM51 | | 218 |
| 296 | COM52 | | 291 |
| 297 | COM53 | | 363 |
| 298 | COM54 | | 436 |
| 299 | COM55 | | 509 |
| 300 | COM56 | | 581 |
| 301 | COM57 | | 654 |
| 302 | COM58 | | 727 |
| 303 | COM59 | | 799 |
| 304 | COM60 | | 872 |
| 305 | COM61 | | 945 |
| 306 | COM62 | | 1017 |
| 307 | COM63 | | 1090 |
| 308 | COMS | | 1163 |
| 309 | (NC) | ♥ | 1248 |

S1D15606***** Pad Center Coordinates

| PAD No. | PIN Name | х | Y | PAD No. | PIN Name | х | Y | PAD No. | PIN Name | х | Y |
|------------|-------------|------|------|------------|-------------|-------|------|------------|-------------|-------|------|
| 1 | (NC) | 4973 | 1246 | 41 | CAP3- | 695 | 1246 | 81 | TEST4 | -2867 | 1246 |
| 2 | FRS | 4853 | | 42 | (NC) | 605 | | 82 | (NC) | -2957 | |
| 3 | FR | 4734 | | 43 | CAP1+ | 516 | | 83 | Vdd | -3059 | |
| 4 | CL | 4614 | | 44 | CAP1+ | 427 | | 84 | M/S | -3179 | |
| 5 | DOF | 4494 | | 45 | CAP1- | 338 | | 85 | CLS | -3298 | |
| 6 | TEST0 | 4375 | | 46 | CAP1- | 249 | | 86 | Vss | -3418 | |
| 7 | Vss | 4255 | | 47 | CAP2- | 160 | | 87 | C86 | -3538 | |
| 8 | CS1 | 4136 | | 48 | CAP2- | 71 | | 88 | P/S | -3657 | |
| 9 | CS2 | 4016 | | 49 | CAP2+ | -18 | | 89 | Vdd | -3777 | |
| 10 | Vdd | 3896 | | 50 | CAP2+ | -107 | | 90 | HPM | -3896 | |
| 11 | RES | 3777 | | 51 | Vss | -196 | | 91 | Vss | -4016 | |
| 12 | A0 | 3657 | | 52 | Vss | -285 | | 92 | IRS | -4136 | |
| 13 | Vss | 3538 | | 53 | Vrs | -374 | | 93 | Vdd | -4255 | |
| 14 | WR, R/W | 3418 | | 54 | Vrs | -463 | | 94 | TEST5 | -4375 | |
| 15 | RD, E | 3298 | | 55 | Vdd | -552 | | 95 | TEST6 | -4494 | |
| 16 | Vdd | 3179 | | 56 | Vdd | -641 | | 96 | TEST7 | -4614 | |
| 17 | D0 | 3059 | | 57 | V1 | -730 | | 97 | TEST8 | -4734 | |
| 18 | D1 | 2940 | | 58 | V1 | -819 | | 98 | TEST9 | -4853 | |
| 19 | D2 | 2820 | | 59 | V2 | -908 | | 99 | (NC) | -4973 | . ↓ |
| 20 | D3 | 2700 | | 60 | V2 | -997 | | 100 | (NC) | -5252 | 1248 |
| 21 | D4 | 2581 | | 61 | (NC) | -1086 | | 101 | (NC) | | 1163 |
| 22 | D5 | 2461 | | 62 | V3 | -1176 | | 102 | (NC) | | 1090 |
| 23 | D6, SCL | 2342 | | 63 | V3 | -1265 | | 103 | COM23 | | 1017 |
| 24 | D7, SI | 2222 | | 64 | V4 | -1354 | | 104 | (NC) | | 945 |
| 25 | (NC) | 2119 | | 65 | V4 | -1443 | | 105 | COM22 | | 872 |
| 26 | Vdd | 2030 | | 66 | V5 | -1532 | | 106 | (NC) | | 799 |
| 27 | Vdd | 1941 | | 67 | V5 | -1621 | | 107 | COM21 | | 727 |
| 28 | Vdd | 1852 | | 68 | (NC) | -1710 | | 108 | COM20 | | 654 |
| 29 | Vdd | 1763 | | 69 | Vr | -1799 | | 109 | COM19 | | 581 |
| 30 | Vss | 1674 | | 70 | Vr | -1888 | | 110 | COM18 | | 509 |
| 31 | Vss | 1585 | | 71 | Vdd | -1977 | | 111 | COM17 | | 436 |
| 32 | Vss | 1496 | | 72 | Vdd | -2066 | | 112 | COM16 | | 363 |
| 33 | VSS2 | 1407 | | 73 | TEST1 | -2155 | | 113 | COM15 | | 291 |
| 34 | Vss2 | 1318 | | 74 | TEST1 | -2244 | | 114 | COM14 | | 218 |
| 35 | Vss2 | 1229 | | 75 | TEST2 | -2333 | | 115 | COM13 | | 145 |
| 36 | Vss2 | 1140 | | 76 | TEST2 | -2422 | | 116 | COM12 | | 73 |
| 37 | (NC) | 1051 | | 77 | (NC) | -2511 | | 117 | COM11 | | 0 |
| 38 | Vout | 962 | | 78 | TEST3 | -2600 | | 118 | COM10 | | -73 |
| 39 | Vout | 873 | | 79 | TEST3 | -2689 | | 119 | COM9 | | -145 |
| 40 | CAP3- | 784 | * | 80 | TEST4 | -2778 | ▼ | 120 | COM8 | * | -218 |

| PAD | PIN | v | v | PAD | PIN | v | v | | PAD | PIN | v | v |
|-----|-------|-------|-------|-----|-------|-------|-------|---|-----|--------|------|-------|
| No. | Name | ~ | T | No. | Name | ~ | T | | No. | Name | ~ | T |
| 121 | COM7 | -5252 | -291 | 161 | SEG22 | -3127 | -1246 | 1 | 201 | SEG62 | -252 | -1246 |
| 122 | COM6 | | -363 | 162 | SEG23 | -3055 | | | 202 | SEG63 | -180 | |
| 123 | COM5 | | -436 | 163 | SEG24 | -2983 | | | 203 | SEG64 | -108 | |
| 124 | COM4 | | -509 | 164 | SEG25 | -2912 | | | 204 | SEG65 | -36 | |
| 125 | COM3 | | -581 | 165 | SEG26 | -2840 | | | 205 | SEG66 | 36 | |
| 126 | COM2 | | -654 | 166 | SEG27 | -2768 | | | 206 | SEG67 | 108 | |
| 127 | COM1 | | -727 | 167 | SEG28 | -2696 | | | 207 | SEG68 | 180 | |
| 128 | (NC) | | -800 | 168 | SEG29 | -2624 | | | 208 | SEG69 | 252 | |
| 129 | COM0 | | -872 | 169 | SEG30 | -2552 | | | 209 | SEG70 | 324 | |
| 130 | (NC) | | -945 | 170 | SEG31 | -2480 | | | 210 | SEG71 | 395 | |
| 131 | COMS | | -1018 | 171 | SEG32 | -2408 | | | 211 | SEG72 | 467 | |
| 132 | (NC) | | -1090 | 172 | SEG33 | -2336 | | | 212 | SEG73 | 539 | |
| 133 | (NC) | | -1163 | 173 | SEG34 | -2265 | | | 213 | SEG74 | 611 | |
| 134 | (NC) | * | -1248 | 174 | SEG35 | -2193 | | | 214 | SEG75 | 683 | |
| 135 | (NC) | -5009 | -1246 | 175 | SEG36 | -2121 | | | 215 | SEG76 | 755 | |
| 136 | (NC) | -4924 | | 176 | SEG37 | -2049 | | | 216 | SEG77 | 827 | |
| 137 | (NC) | -4853 | | 177 | SEG38 | -1977 | | | 217 | SEG78 | 899 | |
| 138 | (NC) | -4781 | | 178 | SEG39 | -1905 | | | 218 | SEG79 | 971 | |
| 139 | SEG0 | -4709 | | 179 | SEG40 | -1833 | | | 219 | SEG80 | 1042 | |
| 140 | SEG1 | -4637 | | 180 | SEG41 | -1761 | | | 220 | SEG81 | 1114 | |
| 141 | SEG2 | -4565 | | 181 | SEG42 | -1689 | | | 221 | SEG82 | 1186 | |
| 142 | SEG3 | -4493 | | 182 | SEG43 | -1618 | | | 222 | SEG83 | 1258 | |
| 143 | SEG4 | -4421 | | 183 | SEG44 | -1546 | | | 223 | SEG84 | 1330 | |
| 144 | SEG5 | -4349 | | 184 | SEG45 | -1474 | | | 224 | SEG85 | 1402 | |
| 145 | SEG6 | -4277 | | 185 | SEG46 | -1402 | | | 225 | SEG86 | 1474 | |
| 146 | SEG7 | -4206 | | 186 | SEG47 | -1330 | | | 226 | SEG87 | 1546 | |
| 147 | SEG8 | -4134 | | 187 | SEG48 | -1258 | | | 227 | SEG88 | 1618 | |
| 148 | SEG9 | -4062 | | 188 | SEG49 | –1186 | | | 228 | SEG89 | 1689 | |
| 149 | SEG10 | -3990 | | 189 | SEG50 | -1114 | | | 229 | SEG90 | 1761 | |
| 150 | SEG11 | -3918 | | 190 | SEG51 | -1042 | | | 230 | SEG91 | 1833 | |
| 151 | SEG12 | -3846 | | 191 | SEG52 | -971 | | | 231 | SEG92 | 1905 | |
| 152 | SEG13 | -3774 | | 192 | SEG53 | -899 | | | 232 | SEG93 | 1977 | |
| 153 | SEG14 | -3702 | | 193 | SEG54 | -827 | | | 233 | SEG94 | 2049 | |
| 154 | SEG15 | -3630 | | 194 | SEG55 | -755 | | | 234 | SEG95 | 2121 | |
| 155 | SEG16 | -3559 | | 195 | SEG56 | -683 | | | 235 | SEG96 | 2193 | |
| 156 | SEG17 | -3487 | | 196 | SEG57 | -611 | | | 236 | SEG97 | 2265 | |
| 157 | SEG18 | -3415 | | 197 | SEG58 | -539 | | | 237 | SEG98 | 2336 | |
| 158 | SEG19 | -3343 | | 198 | SEG59 | -467 | | | 238 | SEG99 | 2408 | |
| 159 | SEG20 | -3271 | | 199 | SEG60 | -395 | | | 239 | SEG100 | 2480 | |
| 160 | SEG21 | -3199 | ▼ | 200 | SEG61 | -324 | ▼ | | 240 | SEG101 | 2552 | ▼ |

| PAD | PIN | v | V |
|-----|--------|--------------|-------|
| No. | Name | X | Y |
| 241 | SEG102 | 2624 | -1246 |
| 242 | SEG103 | 2696 | |
| 243 | SEG104 | 2768 | |
| 244 | SEG105 | 2840 | |
| 245 | SEG106 | 2912 | |
| 246 | SEG107 | 2983 | |
| 247 | SEG108 | 3055 | |
| 248 | SEG109 | 3127 | |
| 249 | SEGI10 | 3199 | |
| 250 | SEG112 | 32/1 | |
| 252 | SEG113 | 3415 | |
| 253 | SEG114 | 3487 | |
| 254 | SEG115 | 3558 | |
| 255 | SEG116 | 3630 | |
| 256 | SEG117 | 3702 | |
| 257 | SEG118 | 3774 | |
| 258 | SEG119 | 3846 | |
| 259 | SEG120 | 3918 | |
| 260 | SEG121 | 3990 | |
| 261 | SEG122 | 4062 | |
| 262 | SEG123 | 4134 | |
| 263 | SEG124 | 4206 | |
| 264 | SEG125 | 4277 | |
| 200 | SEG120 | 4349 | |
| 200 | SEG127 | 4421 1/03 | |
| 268 | SEG120 | 4565 | |
| 269 | SEG130 | 4637 | |
| 270 | SEG131 | 4709 | |
| 271 | (NC) | 4781 | |
| 272 | (NC) | 4853 | |
| 273 | (NC) | 4924 | |
| 274 | (NC) | 5009 | * |
| 275 | (NC) | 5252 | -1248 |
| 276 | (NC) | | -1163 |
| 277 | (NC) | | -1090 |
| 278 | COM24 | | -1018 |
| 279 | (NC) | | -945 |
| 280 | COM25 | • | -872 |

| PAD | PIN | X | |
|-----|-------|------|------|
| No. | Name | X | Y |
| 281 | (NC) | 5252 | -800 |
| 282 | COM26 | | -727 |
| 283 | COM27 | | -654 |
| 284 | COM28 | | -581 |
| 285 | COM29 | | -509 |
| 286 | COM30 | | -436 |
| 287 | COM31 | | -363 |
| 288 | COM32 | | -291 |
| 289 | COM33 | | -218 |
| 290 | COM34 | | -145 |
| 291 | COM35 | | -73 |
| 292 | COM36 | | 0 |
| 293 | COM37 | | 73 |
| 294 | COM38 | | 145 |
| 295 | COM39 | | 218 |
| 296 | COM40 | | 291 |
| 297 | COM41 | | 363 |
| 298 | COM42 | | 436 |
| 299 | COM43 | | 509 |
| 300 | COM44 | | 581 |
| 301 | COM45 | | 654 |
| 302 | COM46 | | 727 |
| 303 | (NC) | | 799 |
| 304 | COM47 | | 872 |
| 305 | (NC) | | 945 |
| 306 | COMS | | 1017 |
| 307 | (NC) | | 1090 |
| 308 | (NC) | | 1163 |
| 309 | (NC) | ♥ | 1248 |

S1D15607***** Pad Center Coordinates

| PAD No. | PIN Name | Х | Y | PAD No. | PIN Name | х | Y | PAD No. | PIN Name | х | Y |
|------------|-------------|------|------|------------|-------------|-------|------|------------|-------------|-------|------|
| 1 | (NC) | 4973 | 1246 | 41 | CAP3– | 695 | 1246 | 81 | TEST4 | -2867 | 1246 |
| 2 | FRS | 4853 | | 42 | (NC) | 605 | | 82 | (NC) | -2957 | |
| 3 | FR | 4734 | | 43 | CAP1+ | 516 | | 83 | Vdd | -3059 | |
| 4 | CL | 4614 | | 44 | CAP1+ | 427 | | 84 | M/S | -3179 | |
| 5 | DOF | 4494 | | 45 | CAP1- | 338 | | 85 | CLS | -3298 | |
| 6 | TEST0 | 4375 | | 46 | CAP1- | 249 | | 86 | Vss | -3418 | |
| 7 | Vss | 4255 | | 47 | CAP2- | 160 | | 87 | C86 | -3538 | |
| 8 | CS1 | 4136 | | 48 | CAP2- | 71 | | 88 | P/S | -3657 | |
| 9 | CS2 | 4016 | | 49 | CAP2+ | -18 | | 89 | Vdd | -3777 | |
| 10 | Vdd | 3896 | | 50 | CAP2+ | -107 | | 90 | HPM | -3896 | |
| 11 | RES | 3777 | | 51 | Vss | -196 | | 91 | Vss | -4016 | |
| 12 | A0 | 3657 | | 52 | Vss | -285 | | 92 | IRS | -4136 | |
| 13 | Vss | 3538 | | 53 | Vrs | -374 | | 93 | Vdd | -4255 | |
| 14 | WR, R/W | 3418 | | 54 | Vrs | -463 | | 94 | TEST5 | -4375 | |
| 15 | RD, E | 3298 | | 55 | Vdd | -552 | | 95 | TEST6 | -4494 | |
| 16 | Vdd | 3179 | | 56 | Vdd | -641 | | 96 | TEST7 | -4614 | |
| 17 | D0 | 3059 | | 57 | V1 | -730 | | 97 | TEST8 | -4734 | |
| 18 | D1 | 2940 | | 58 | V1 | -819 | | 98 | TEST9 | -4853 | |
| 19 | D2 | 2820 | | 59 | V2 | -908 | | 99 | (NC) | -4973 | ★ |
| 20 | D3 | 2700 | | 60 | V2 | -997 | | 100 | (NC) | -5252 | 1248 |
| 21 | D4 | 2581 | | 61 | (NC) | -1086 | | 101 | COM15 | | 1163 |
| 22 | D5 | 2461 | | 62 | V3 | -1176 | | 102 | COM15 | | 1090 |
| 23 | D6, SCL | 2342 | | 63 | V3 | -1265 | | 103 | COM14 | | 1017 |
| 24 | D7, SI | 2222 | | 64 | V4 | -1354 | | 104 | COM14 | | 945 |
| 25 | (NC) | 2119 | | 65 | V4 | -1443 | | 105 | COM13 | | 872 |
| 26 | Vdd | 2030 | | 66 | V5 | -1532 | | 106 | COM13 | | 799 |
| 27 | Vdd | 1941 | | 67 | V5 | -1621 | | 107 | COM12 | | 727 |
| 28 | Vdd | 1852 | | 68 | (NC) | -1710 | | 108 | COM12 | | 654 |
| 29 | Vdd | 1763 | | 69 | Vr | -1799 | | 109 | COM11 | | 581 |
| 30 | Vss | 1674 | | 70 | Vr | -1888 | | 110 | COM11 | | 509 |
| 31 | Vss | 1585 | | 71 | Vdd | -1977 | | 111 | COM10 | | 436 |
| 32 | Vss | 1496 | | 72 | Vdd | -2066 | | 112 | COM10 | | 363 |
| 33 | Vss2 | 1407 | | 73 | TEST1 | -2155 | | 113 | COM9 | | 291 |
| 34 | Vss2 | 1318 | | 74 | TEST1 | -2244 | | 114 | COM9 | | 218 |
| 35 | Vss2 | 1229 | | 75 | TEST2 | -2333 | | 115 | COM8 | | 145 |
| 36 | Vss2 | 1140 | | 76 | TEST2 | -2422 | | 116 | COM8 | | 73 |
| 37 | (NC) | 1051 | | 77 | (NC) | -2511 | | 117 | COM7 | | 0 |
| 38 | Vout | 962 | | 78 | TEST3 | -2600 | | 118 | COM7 | | -73 |
| 39 | Vout | 873 | | 79 | TEST3 | -2689 | | 119 | COM6 | | -145 |
| 40 | CAP3- | 784 | ♥ | 80 | TEST4 | -2778 | ↓ | 120 | COM6 | * | -218 |

| PAD | PIN Name | x | Y | | PAD | PIN Name | х | Y | PAI |
|-----|-------------|-------|-------|---|-----|-------------|-------|-------|---------|
| 121 | | 5252 | 201 | | 161 | SEC22 | 2107 | 1246 | 201 |
| 121 | CONS | -5252 | 281 | | 160 | SEG22 | -3127 | -1240 | 201 |
| 122 | | | -303 | | 162 | SEG23 | -3000 | | 202 |
| 123 | | | -430 | | 164 | SEG25 | -2903 | | 200 |
| 124 | COM3 | | _581 | | 165 | SEG26 | -2840 | | 20- |
| 126 | COM3 | | -654 | | 166 | SEG27 | -2768 | | 200 |
| 127 | COM2 | | -727 | | 167 | SEG28 | -2696 | | 207 |
| 128 | COM2 | | -800 | | 168 | SEG29 | -2624 | | 208 |
| 129 | COM1 | | -872 | | 169 | SEG30 | -2552 | | 209 |
| 130 | COM1 | | -945 | | 170 | SEG31 | -2480 | | 210 |
| 131 | COMO | | -1018 | | 171 | SEG32 | -2408 | | 211 |
| 132 | COM0 | | -1090 | | 172 | SEG33 | -2336 | | 212 |
| 133 | COMS | | -1163 | | 173 | SEG34 | -2265 | | 213 |
| 134 | (NC) | ↓ | -1248 | | 174 | SEG35 | -2193 | | 214 |
| 135 | (NC) | -5009 | -1246 | | 175 | SEG36 | -2121 | | 215 |
| 136 | (NC) | -4924 | | | 176 | SEG37 | -2049 | | 216 |
| 137 | (NC) | -4853 | | | 177 | SEG38 | -1977 | | 217 |
| 138 | (NC) | -4781 | | | 178 | SEG39 | -1905 | | 218 |
| 139 | SEG0 | -4709 | | | 179 | SEG40 | –1833 | | 219 |
| 140 | SEG1 | -4637 | | | 180 | SEG41 | -1761 | | 220 |
| 141 | SEG2 | -4565 | | | 181 | SEG42 | -1689 | | 221 |
| 142 | SEG3 | -4493 | | | 182 | SEG43 | -1618 | | 222 |
| 143 | SEG4 | -4421 | | | 183 | SEG44 | -1546 | | 223 |
| 144 | SEG5 | -4349 | | | 184 | SEG45 | -1474 | | 224 |
| 145 | SEG6 | -4277 | | | 185 | SEG46 | -1402 | | 225 |
| 146 | SEG7 | -4206 | | | 186 | SEG47 | -1330 | | 226 |
| 147 | SEG8 | -4134 | | | 187 | SEG48 | -1258 | | 227 |
| 148 | SEG9 | -4062 | | | 188 | SEG49 | -1186 | | 228 |
| 149 | SEG10 | -3990 | | | 189 | SEG50 | -1114 | | 229 |
| 150 | SEG11 | -3918 | | | 190 | SEG51 | -1042 | | 230 |
| 151 | SEG12 | -3846 | | | 191 | SEG52 | -971 | | 231 |
| 152 | SEG13 | -3774 | | | 192 | SEG53 | -899 | | 232 |
| 153 | SEG14 | -3702 | | | 193 | SEG54 | -827 | | 233 |
| 154 | SEG15 | -3630 | | | 194 | SEG55 | -755 | | 234 |
| 155 | SEG16 | -3559 | | | 195 | SEG56 | -683 | | 235 |
| 156 | SEG17 | -3487 | | | 196 | SEG57 | -611 | | 236 |
| 157 | SEG18 | -3415 | | | 197 | SEG58 | -539 | | 237 |
| 158 | SEG19 | -3343 | | | 198 | SEG59 | -467 | | 238 |
| 159 | SEG20 | -32/1 | ↓ | | 199 | SEG60 | -395 | ↓ | 235 |
| 160 | SEGZI | -3199 | • |] | 200 | SEGOI | -324 | • | 240 |

| PAD | PIN | | |
|-----|--------|------|-------|
| No. | Name | X | Ŷ |
| 201 | SEG62 | -252 | -1246 |
| 202 | SEG63 | -180 | |
| 203 | SEG64 | -108 | |
| 204 | SEG65 | -36 | |
| 205 | SEG66 | 36 | |
| 206 | SEG67 | 108 | |
| 207 | SEG68 | 180 | |
| 208 | SEG69 | 252 | |
| 209 | SEG70 | 324 | |
| 210 | SEG71 | 395 | |
| 211 | SEG72 | 467 | |
| 212 | SEG73 | 539 | |
| 213 | SEG74 | 611 | |
| 214 | SEG75 | 683 | |
| 215 | SEG76 | 755 | |
| 216 | SEG77 | 827 | |
| 217 | SEG78 | 899 | |
| 218 | SEG79 | 971 | |
| 219 | SEG80 | 1042 | |
| 220 | SEG81 | 1114 | |
| 221 | SEG82 | 1186 | |
| 222 | SEG83 | 1258 | |
| 223 | SEG84 | 1330 | |
| 224 | SEG85 | 1402 | |
| 220 | SEG00 | 1474 | |
| 220 | SEG0/ | 1040 | |
| 221 | SEGOO | 1690 | |
| 220 | SEGOO | 1761 | |
| 229 | SEG90 | 1833 | |
| 230 | SEG92 | 1905 | |
| 232 | SEG93 | 1977 | |
| 233 | SEG94 | 2049 | |
| 234 | SEG95 | 2121 | |
| 235 | SEG96 | 2193 | |
| 236 | SEG97 | 2265 | |
| 237 | SEG98 | 2336 | |
| 238 | SEG99 | 2408 | |
| 239 | SEG100 | 2480 | |
| 240 | SEG101 | 2552 | ↓ |

| No. Name X Y 241 SEG102 2624 -1246 242 SEG103 2696 -1246 243 SEG104 2768 -1246 244 SEG105 2840 -1246 245 SEG106 2912 -1246 246 SEG107 2983 -1246 247 SEG108 3055 -1246 248 SEG107 2983 -1246 249 SEG108 3055 -1246 249 SEG109 3127 -1249 250 SEG111 3271 -1251 251 SEG112 3343 -1253 252 SEG113 3415 -1253 253 SEG114 3487 -1254 254 SEG115 3558 -1257 256 SEG117 3702 -1257 257 SEG118 3774 -1258 259 SEG120 3918 -12 | PAD | PIN | V | X |
|--|------------|--------|------|-------|
| 241 SEG102 2624 -1246 242 SEG103 2696 - 243 SEG104 2768 - 244 SEG105 2840 - 245 SEG106 2912 - 246 SEG107 2983 - 247 SEG108 3055 - 248 SEG109 3127 - 249 SEG110 3199 - 250 SEG111 3271 - 251 SEG112 3343 - 252 SEG113 3415 - 253 SEG114 3487 - 254 SEG115 3558 - 255 SEG116 3630 - 256 SEG117 3702 - 257 SEG118 3774 - 258 SEG120 3918 - 259 SEG120 3918 - 260 SEG121 3990 - 261 SEG122 4062 - | No. | Name | X | Y |
| 242 SEG103 2696 243 SEG104 2768 244 SEG105 2840 245 SEG106 2912 246 SEG107 2983 247 SEG108 3055 248 SEG109 3127 249 SEG110 3199 250 SEG111 3271 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 241 | SEG102 | 2624 | -1246 |
| 243 SEG104 2768 244 SEG105 2840 245 SEG106 2912 246 SEG107 2983 247 SEG108 3055 248 SEG109 3127 249 SEG110 3199 250 SEG111 3271 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 242 | SEG103 | 2696 | |
| 244 SEG105 2840 245 SEG106 2912 246 SEG107 2983 247 SEG108 3055 248 SEG109 3127 249 SEG110 3199 250 SEG111 3271 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 243 | SEG104 | 2768 | |
| 245 SEG106 2912 246 SEG107 2983 247 SEG108 3055 248 SEG109 3127 249 SEG110 3199 250 SEG111 3271 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 244 | SEG105 | 2840 | |
| 246 SEG107 2983 247 SEG108 3055 248 SEG109 3127 249 SEG110 3199 250 SEG111 3271 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 245 | SEG106 | 2912 | |
| 247 SEG108 3055 248 SEG109 3127 249 SEG110 3199 250 SEG111 3271 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 246 | SEG107 | 2983 | |
| 248 SEG109 3127 249 SEG110 3199 250 SEG111 3271 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 247 | SEG108 | 3055 | |
| 249 SEG110 3199 250 SEG111 3271 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 248 | SEG109 | 3127 | |
| 250 SEG111 3271 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 249 | SEG110 | 3199 | |
| 251 SEG112 3343 252 SEG113 3415 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 250 | SEG111 | 3271 | |
| 252 SEG113 3413 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 251 | SEG112 | 2/15 | |
| 253 SEG114 3487 254 SEG115 3558 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 252 | SEG114 | 2/07 | |
| 255 SEG116 3630 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 254 | SEG115 | 3558 | |
| 256 SEG117 3702 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 255 | SEG116 | 3630 | |
| 257 SEG118 3774 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 256 | SEG117 | 3702 | |
| 258 SEG119 3846 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 257 | SEG118 | 3774 | |
| 259 SEG120 3918 260 SEG121 3990 261 SEG122 4062 | 258 | SEG119 | 3846 | |
| 260 SEG121 3990 261 SEG122 4062 | 259 | SEG120 | 3918 | |
| 261 SEG122 4062 | 260 | SEG121 | 3990 | |
| | 261 | SEG122 | 4062 | |
| 262 SEG123 4134 | 262 | SEG123 | 4134 | |
| 263 SEG124 4206 | 263 | SEG124 | 4206 | |
| 264 SEG125 4277 | 264 | SEG125 | 4277 | |
| 265 SEG126 4349 | 265 | SEG126 | 4349 | |
| 266 SEG127 4421 | 266 | SEG127 | 4421 | |
| 267 SEG128 4493 | 267 | SEG128 | 4493 | |
| 268 SEG129 4565 | 268 | SEG129 | 4565 | |
| 269 SEG130 4637 | 269 | SEG130 | 4637 | |
| 270 SEG131 4709 | 270 | SEG131 | 4709 | |
| 2/1 (NC) 4781 | 271 | (NC) | 4781 | |
| 272 (NC) 4853 | 272 | (NC) | 4853 | |
| 273 (NC) 4924 | 273 | (NC) | 4924 | |
| 274 (NC) 5009 ▼ | 274 | (INC) | 5009 | ₹ |
| 275 (NC) 5252 -1248 | 215 | | 525Z | -1248 |
| 277 COM16 4000 | 210 277 | COM16 | | 1000 |
| 278 COM17 -1090 | 279 | COM17 | | -1090 |
| 279 COM174 | 279 | COM17 | | _945 |
| 280 COM18 	 _872 | 280 | COM18 | ↓ | -872 |

| PAD | PIN | | |
|-----|-------|------|------|
| No. | Name | X | Y |
| 281 | COM18 | 5252 | -800 |
| 282 | COM19 | | -727 |
| 283 | COM19 | | -654 |
| 284 | COM20 | | -581 |
| 285 | COM20 | | -509 |
| 286 | COM21 | | -436 |
| 287 | COM21 | | -363 |
| 288 | COM22 | | -291 |
| 289 | COM22 | | -218 |
| 290 | COM23 | | -145 |
| 291 | COM23 | | -73 |
| 292 | COM24 | | 0 |
| 293 | COM24 | | 73 |
| 294 | COM25 | | 145 |
| 295 | COM25 | | 218 |
| 296 | COM26 | | 291 |
| 297 | COM26 | | 363 |
| 298 | COM27 | | 436 |
| 299 | COM27 | | 509 |
| 300 | COM28 | | 581 |
| 301 | COM28 | | 654 |
| 302 | COM29 | | 727 |
| 303 | COM29 | | 799 |
| 304 | COM30 | | 872 |
| 305 | COM30 | | 945 |
| 306 | COM31 | | 1017 |
| 307 | COM31 | | 1090 |
| 308 | COMS | | 1163 |
| 309 | (NC) | | 1248 |

S1D15608***** Pad Center Coordinates

| PAD No. | PIN Name | х | Y | PAD No. | PIN Name | x | Y | PAD No. | PIN Name | x | Y |
|------------|-------------|------|------|------------|-------------|-------|------|------------|-------------|-------|------|
| 1 | (NC) | 4973 | 1246 | 41 | CAP3- | 695 | 1246 | 81 | TEST4 | -2867 | 1246 |
| 2 | FRS | 4853 | 1210 | 42 | (NC) | 605 | | 82 | (NC) | -2957 | |
| 3 | FR | 4734 | | 43 | CAP1+ | 516 | | 83 | VDD | -3059 | |
| 4 | CL | 4614 | | 44 | CAP1+ | 427 | | 84 | M/S | -3179 | |
| 5 | DOF | 4494 | | 45 | CAP1- | 338 | | 85 | CLS | -3298 | |
| 6 | TEST0 | 4375 | | 46 | CAP1- | 249 | | 86 | Vss | -3418 | |
| 7 | Vss | 4255 | | 47 | CAP2- | 160 | | 87 | C86 | -3538 | |
| 8 | CS1 | 4136 | | 48 | CAP2- | 71 | | 88 | P/S | -3657 | |
| 9 | CS2 | 4016 | | 49 | CAP2+ | -18 | | 89 | Vdd | -3777 | |
| 10 | Vdd | 3896 | | 50 | CAP2+ | -107 | | 90 | HPM | -3896 | |
| 11 | RES | 3777 | | 51 | Vss | -196 | | 91 | Vss | -4016 | |
| 12 | A0 | 3657 | | 52 | Vss | -285 | | 92 | IRS | -4136 | |
| 13 | Vss | 3538 | | 53 | Vrs | -374 | | 93 | Vdd | -4255 | |
| 14 | WR, R/W | 3418 | | 54 | Vrs | -463 | | 94 | TEST5 | -4375 | |
| 15 | RD, E | 3298 | | 55 | Vdd | -552 | | 95 | TEST6 | -4494 | |
| 16 | Vdd | 3179 | | 56 | Vdd | -641 | | 96 | TEST7 | -4614 | |
| 17 | D0 | 3059 | | 57 | V1 | -730 | | 97 | TEST8 | -4734 | |
| 18 | D1 | 2940 | | 58 | V1 | -819 | | 98 | TEST9 | -4853 | |
| 19 | D2 | 2820 | | 59 | V2 | -908 | | 99 | (NC) | -4973 | ★ |
| 20 | D3 | 2700 | | 60 | V2 | -997 | | 100 | (NC) | -5252 | 1248 |
| 21 | D4 | 2581 | | 61 | (NC) | -1086 | | 101 | (NC) | | 1163 |
| 22 | D5 | 2461 | | 62 | V3 | -1176 | | 102 | COM26 | | 1090 |
| 23 | D6, SCL | 2342 | | 63 | V3 | -1265 | | 103 | (NC) | | 1017 |
| 24 | D7, SI | 2222 | | 64 | V4 | -1354 | | 104 | COM25 | | 945 |
| 25 | (NC) | 2119 | | 65 | V4 | -1443 | | 105 | COM25 | | 872 |
| 26 | Vdd | 2030 | | 66 | V5 | -1532 | | 106 | COM23 | | 799 |
| 27 | Vdd | 1941 | | 67 | V5 | -1621 | | 107 | COM22 | | 727 |
| 28 | Vdd | 1852 | | 68 | (NC) | -1710 | | 108 | COM21 | | 654 |
| 29 | VDD | 1763 | | 69 | VR | -1799 | | 109 | COM20 | | 581 |
| 30 | Vss | 1674 | | 70 | VR | -1888 | | 110 | COM19 | | 509 |
| 31 | Vss | 1585 | | /1 | VDD | -1977 | | 111 | COM18 | | 436 |
| 32 | VSS | 1496 | | 72 | | -2066 | | 112 | | | 363 |
| 33 | VSS2 | 1407 | | 73 | TEST1 | -2155 | | 113 | COM16 | | 291 |
| 34 | VSS2 | 1318 | | 74 | TESTI | -2244 | | 114 | COM15 | | 218 |
| 35 | VSS2 | 1229 | | 75 | TESIZ | -2333 | | 115 | | | 145 |
| 36 | VSS2 | 1140 | | 70 | | -2422 | | 110 | | | 13 |
| 3/ | | 1051 | | | | -2511 | | 117 | | | |
| 38 | VOUT | 96Z | | /ð 70 | TEOTO | 2600 | | 110 | | | -13 |
| 39 | | 0/J | | 19 | TEOTA | 2770 | ↓ | 119 | COMO | | 210 |
| 40 | CAP3- | 184 | • | 00 | 15314 | -2118 | • | 120 | COIVIS | • | -210 |

| PAD | PIN | X | ~ | PAD | PIN | X | | | PAD | PIN | | N/ |
|-----|-------|-------|-------|-----|-------|-------|-----|-------|-----|--------|------|-------|
| No. | Name | X | Y | No. | Name | X | Y | , | No. | Name | X | Y |
| 121 | COM8 | -5252 | -291 | 161 | SEG22 | -3127 | -12 | 46 | 201 | SEG62 | -252 | -1246 |
| 122 | COM7 | | -363 | 162 | SEG23 | -3055 | | | 202 | SEG63 | -180 | |
| 123 | COM6 | | -436 | 163 | SEG24 | -2983 | | | 203 | SEG64 | -108 | |
| 124 | COM5 | | -509 | 164 | SEG25 | -2912 | | | 204 | SEG65 | -36 | |
| 125 | COM4 | | -581 | 165 | SEG26 | -2840 | | | 205 | SEG66 | 36 | |
| 126 | COM3 | | -654 | 166 | SEG27 | -2768 | | | 206 | SEG67 | 108 | |
| 127 | COM2 | | -727 | 167 | SEG28 | -2696 | | | 207 | SEG68 | 180 | |
| 128 | COM1 | | -800 | 168 | SEG29 | -2624 | | | 208 | SEG69 | 252 | |
| 129 | (NC) | | -872 | 169 | SEG30 | -2552 | | | 209 | SEG70 | 324 | |
| 130 | COM0 | | -945 | 170 | SEG31 | -2480 | | | 210 | SEG71 | 395 | |
| 131 | (NC) | | -1018 | 171 | SEG32 | -2408 | | | 211 | SEG72 | 467 | |
| 132 | COMS | | -1090 | 172 | SEG33 | -2336 | | | 212 | SEG73 | 539 | |
| 133 | (NC) | | -1163 | 173 | SEG34 | -2265 | | | 213 | SEG74 | 611 | |
| 134 | (NC) | ↓ | -1248 | 174 | SEG35 | -2193 | | | 214 | SEG75 | 683 | |
| 135 | (NC) | -5009 | -1246 | 175 | SEG36 | -2121 | | | 215 | SEG76 | 755 | |
| 136 | (NC) | -4924 | | 176 | SEG37 | -2049 | | | 216 | SEG77 | 827 | |
| 137 | (NC) | -4853 | | 177 | SEG38 | -1977 | | | 217 | SEG78 | 899 | |
| 138 | (NC) | -4781 | | 178 | SEG39 | -1905 | | | 218 | SEG79 | 971 | |
| 139 | SEG0 | -4709 | | 179 | SEG40 | -1833 | | | 219 | SEG80 | 1042 | |
| 140 | SEG1 | -4637 | | 180 | SEG41 | -1761 | | | 220 | SEG81 | 1114 | |
| 141 | SEG2 | -4565 | | 181 | SEG42 | -1689 | | | 221 | SEG82 | 1186 | |
| 142 | SEG3 | -4493 | | 182 | SEG43 | -1618 | | | 222 | SEG83 | 1258 | |
| 143 | SEG4 | -4421 | | 183 | SEG44 | -1546 | | | 223 | SEG84 | 1330 | |
| 144 | SEG5 | -4349 | | 184 | SEG45 | -1474 | | | 224 | SEG85 | 1402 | |
| 145 | SEG6 | -4277 | | 185 | SEG46 | -1402 | | | 225 | SEG86 | 1474 | |
| 146 | SEG7 | -4206 | | 186 | SEG47 | -1330 | | | 226 | SEG87 | 1546 | |
| 147 | SEG8 | -4134 | | 187 | SEG48 | -1258 | | | 227 | SEG88 | 1618 | |
| 148 | SEG9 | -4062 | | 188 | SEG49 | -1186 | | | 228 | SEG89 | 1689 | |
| 149 | SEG10 | -3990 | | 189 | SEG50 | -1114 | | | 229 | SEG90 | 1761 | |
| 150 | SEG11 | -3918 | | 190 | SEG51 | -1042 | | | 230 | SEG91 | 1833 | |
| 151 | SEG12 | -3846 | | 191 | SEG52 | -971 | | | 231 | SEG92 | 1905 | |
| 152 | SEG13 | -3774 | | 192 | SEG53 | -899 | | | 232 | SEG93 | 1977 | |
| 153 | SEG14 | -3702 | | 193 | SEG54 | -827 | | | 233 | SEG94 | 2049 | |
| 154 | SEG15 | -3630 | | 194 | SEG55 | -755 | | | 234 | SEG95 | 2121 | |
| 155 | SEG16 | -3559 | | 195 | SEG56 | -683 | | | 235 | SEG96 | 2193 | |
| 156 | SEG17 | -3487 | | 196 | SEG57 | -611 | | | 236 | SEG97 | 2265 | |
| 157 | SEG18 | -3415 | | 197 | SEG58 | -539 | | | 237 | SEG98 | 2336 | |
| 158 | SEG19 | -3343 | | 198 | SEG59 | -467 | | | 238 | SEG99 | 2408 | |
| 159 | SEG20 | -3271 | | 199 | SEG60 | -395 | | | 239 | SEG100 | 2480 | |
| 160 | SEG21 | -3199 | ▼ | 200 | SEG61 | -324 | ↓ | ' | 240 | SEG101 | 2552 | ★ |

| PAD | PIN | v | v | |
|------------|--------|------|--------------|--|
| No. | Name | ~ | T | |
| 241 | SEG102 | 2624 | -1246 | |
| 242 | SEG103 | 2696 | | |
| 243 | SEG104 | 2768 | | |
| 244 | SEG105 | 2840 | | |
| 245 | SEG106 | 2912 | | |
| 246 | SEG107 | 2983 | | |
| 247 | SEG108 | 3055 | | |
| 248 | SEG109 | 3127 | | |
| 249 | SEG110 | 3199 | | |
| 250 | SEG111 | 3271 | | |
| 251 | SEG112 | 3343 | | |
| 252 | SEG113 | 3415 | | |
| 253 | SEG114 | 3487 | | |
| 254 | SEGIIS | 3558 | | |
| 255 | SEGIIO | 3630 | | |
| 250 | SEGI17 | 3702 | | |
| 201 | SEGI18 | 3774 | | |
| 200 | SEG119 | 2019 | | |
| 200 | SEG120 | 3000 | | |
| 261 | SEG121 | 4062 | | |
| 262 | SEG123 | 4134 | | |
| 263 | SEG124 | 4206 | | |
| 264 | SEG125 | 4277 | | |
| 265 | SEG126 | 4349 | | |
| 266 | SEG127 | 4421 | | |
| 267 | SEG128 | 4493 | | |
| 268 | SEG129 | 4565 | | |
| 269 | SEG130 | 4637 | | |
| 270 | SEG131 | 4709 | | |
| 271 | (NC) | 4781 | | |
| 272 | (NC) | 4853 | | |
| 273 | (NC) | 4924 | | |
| 274 | (NC) | 5009 | • | |
| 275 | (NC) | 5252 | -1248 | |
| 276 | (NC) | | -1163 | |
| 277 | COM27 | | -1090 | |
| 210 270 | | | -1018 | |
| 219 | | ↓ ↓ | -940 _870 | |
| 200 | | • | -012 | |

| PAD | PIN | v | v |
|-----|-------|------|------|
| No. | Name | ~ | T |
| 281 | COM29 | 5252 | -800 |
| 282 | COM30 | | -727 |
| 283 | COM31 | | -654 |
| 284 | COM32 | | -581 |
| 285 | COM33 | | -509 |
| 286 | COM34 | | -436 |
| 287 | COM35 | | -363 |
| 288 | COM36 | | -291 |
| 289 | COM37 | | -218 |
| 290 | COM38 | | -145 |
| 291 | COM39 | | -73 |
| 292 | COM40 | | 0 |
| 293 | COM41 | | 73 |
| 294 | COM42 | | 145 |
| 295 | COM43 | | 218 |
| 296 | COM44 | | 291 |
| 297 | COM45 | | 363 |
| 298 | COM46 | | 436 |
| 299 | COM47 | | 509 |
| 300 | COM48 | | 581 |
| 301 | COM48 | | 654 |
| 302 | COM50 | | 727 |
| 303 | COM51 | | 799 |
| 304 | COM52 | | 872 |
| 305 | COM53 | | 945 |
| 306 | (NC) | | 1017 |
| 307 | COMS | | 1090 |
| 308 | (NC) | | 1163 |
| 309 | (NC) | ♥ | 1248 |

S1D15609***** Pad Center Coordinates

| PAD No. | PIN Name | х | Y | PAD No. | PIN Name | х | Y | PAD No. | PIN Name | х | Y |
|------------|-------------|------|------|------------|-------------|-------|------|------------|-------------|-------|------|
| 1 | (NC) | 4973 | 1246 | 41 | CAP3- | 695 | 1246 | 81 | TEST4 | -2867 | 1246 |
| 2 | FRS | 4853 | | 42 | (NC) | 605 | | 82 | (NC) | -2957 | |
| 3 | FR | 4734 | | 43 | CAP1+ | 516 | | 83 | Vdd | -3059 | |
| 4 | CL | 4614 | | 44 | CAP1+ | 427 | | 84 | M/S | -3179 | |
| 5 | DOF | 4494 | | 45 | CAP1- | 338 | | 85 | CLS | -3298 | |
| 6 | TEST0 | 4375 | | 46 | CAP1- | 249 | | 86 | Vss | -3418 | |
| 7 | Vss | 4255 | | 47 | CAP2- | 160 | | 87 | C86 | -3538 | |
| 8 | CS1 | 4136 | | 48 | CAP2- | 71 | | 88 | P/S | -3657 | |
| 9 | CS2 | 4016 | | 49 | CAP2+ | -18 | | 89 | Vdd | -3777 | |
| 10 | Vdd | 3896 | | 50 | CAP2+ | -107 | | 90 | HPM | -3896 | |
| 11 | RES | 3777 | | 51 | Vss | -196 | | 91 | Vss | -4016 | |
| 12 | A0 | 3657 | | 52 | Vss | -285 | | 92 | IRS | -4136 | |
| 13 | Vss | 3538 | | 53 | Vrs | -374 | | 93 | Vdd | -4255 | |
| 14 | WR, R/W | 3418 | | 54 | Vrs | -463 | | 94 | TEST5 | -4375 | |
| 15 | RD, E | 3298 | | 55 | Vdd | -552 | | 95 | TEST6 | -4494 | |
| 16 | Vdd | 3179 | | 56 | Vdd | -641 | | 96 | TEST7 | -4614 | |
| 17 | D0 | 3059 | | 57 | V1 | -730 | | 97 | TEST8 | -4734 | |
| 18 | D1 | 2940 | | 58 | V1 | -819 | | 98 | TEST9 | -4853 | |
| 19 | D2 | 2820 | | 59 | V2 | -908 | | 99 | (NC) | -4973 | + |
| 20 | D3 | 2700 | | 60 | V2 | -997 | | 100 | (NC) | -5252 | 1248 |
| 21 | D4 | 2581 | | 61 | (NC) | -1086 | | 101 | (NC) | | 1163 |
| 22 | D5 | 2461 | | 62 | V3 | -1176 | | 102 | COM25 | | 1090 |
| 23 | D6, SCL | 2342 | | 63 | V3 | -1265 | | 103 | (NC) | | 1017 |
| 24 | D7, SI | 2222 | | 64 | V4 | -1354 | | 104 | COM24 | | 945 |
| 25 | (NC) | 2119 | | 65 | V4 | -1443 | | 105 | (NC) | | 872 |
| 26 | Vdd | 2030 | | 66 | V5 | -1532 | | 106 | COM23 | | 799 |
| 27 | Vdd | 1941 | | 67 | V5 | -1621 | | 107 | COM22 | | 727 |
| 28 | Vdd | 1852 | | 68 | (NC) | -1710 | | 108 | COM21 | | 654 |
| 29 | Vdd | 1763 | | 69 | Vr | -1799 | | 109 | COM20 | | 581 |
| 30 | Vss | 1674 | | 70 | Vr | -1888 | | 110 | COM19 | | 509 |
| 31 | Vss | 1585 | | 71 | Vdd | -1977 | | 111 | COM18 | | 436 |
| 32 | Vss | 1496 | | 72 | Vdd | -2066 | | 112 | COM17 | | 363 |
| 33 | Vss2 | 1407 | | 73 | TEST1 | -2155 | | 113 | COM16 | | 291 |
| 34 | VSS2 | 1318 | | 74 | TEST1 | -2244 | | 114 | COM15 | | 218 |
| 35 | VSS2 | 1229 | | 75 | TEST2 | -2333 | | 115 | COM14 | | 145 |
| 36 | VSS2 | 1140 | | 76 | TEST2 | -2422 | | 116 | COM13 | | 73 |
| 37 | (NC) | 1051 | | 77 | (NC) | -2511 | | 117 | COM12 | | 0 |
| 38 | Vout | 962 | | 78 | TEST3 | -2600 | | 118 | COM11 | | -73 |
| 39 | Vout | 873 | | 79 | TEST3 | -2689 | | 119 | COM10 | | -145 |
| 40 | CAP3– | 784 | ♥ | 80 | TEST4 | -2778 | * | 120 | COM9 | ▼ | -218 |

Υ

-1246

Х

-252

-180

-108

-36

36

108

180

252

324 395

467

539

611

683

755

827

899

971

1042

1114

1186

1258

1330

1402

1474

1546

1618

1689

1761

1833

1905

1977

2049

2121

2193

2265

2336

2408

2480

2552

PIN

Name SEG62

SEG63

SEG64

SEG65

SEG66

SEG67

SEG68

SEG69

SEG70

SEG71 SEG72

SEG73

SEG74

SEG75

SEG76

SEG77

SEG78

SEG79

SEG80

SEG81

SEG82

SEG83

SEG84

SEG85

SEG86

SEG87

SEG88

SEG89

SEG90

SEG91

SEG92

SEG93

SEG94

SEG95

SEG96

SEG97

SEG98

SEG99

SEG100

SEG101

| PAD | PIN | × | v | PAD | PIN | v | v |] | PAD |
|-----|-------|-------|-------|-----|-------|-------|-------|---|-----|
| No. | Name | ^ | T | No. | Name | ^ | T | | No. |
| 121 | COM8 | -5252 | -291 | 161 | SEG22 | -3127 | -1246 | | 201 |
| 122 | COM7 | | -363 | 162 | SEG23 | -3055 | | | 202 |
| 123 | COM6 | | -436 | 163 | SEG24 | -2983 | | | 203 |
| 124 | COM5 | | -509 | 164 | SEG25 | -2912 | | | 204 |
| 125 | COM4 | | -581 | 165 | SEG26 | -2840 | | | 205 |
| 126 | COM3 | | -654 | 166 | SEG27 | -2768 | | | 206 |
| 127 | COM2 | | -727 | 167 | SEG28 | -2696 | | | 207 |
| 128 | COM1 | | -800 | 168 | SEG29 | -2624 | | | 208 |
| 129 | (NC) | | -872 | 169 | SEG30 | -2552 | | | 209 |
| 130 | COM0 | | -945 | 170 | SEG31 | -2480 | | | 210 |
| 131 | (NC) | | -1018 | 171 | SEG32 | -2408 | | | 211 |
| 132 | COMS | | -1090 | 172 | SEG33 | -2336 | | | 212 |
| 133 | (NC) | | -1163 | 173 | SEG34 | -2265 | | | 213 |
| 134 | (NC) | ▼ | -1248 | 174 | SEG35 | -2193 | | | 214 |
| 135 | (NC) | -5009 | -1246 | 175 | SEG36 | -2121 | | | 215 |
| 136 | (NC) | -4924 | | 176 | SEG37 | -2049 | | | 216 |
| 137 | (NC) | -4853 | | 177 | SEG38 | -1977 | | | 217 |
| 138 | (NC) | -4781 | | 178 | SEG39 | -1905 | | | 218 |
| 139 | SEG0 | -4709 | | 179 | SEG40 | -1833 | | | 219 |
| 140 | SEG1 | -4637 | | 180 | SEG41 | -1761 | | | 220 |
| 141 | SEG2 | -4565 | | 181 | SEG42 | -1689 | | | 221 |
| 142 | SEG3 | -4493 | | 182 | SEG43 | -1618 | | | 222 |
| 143 | SEG4 | -4421 | | 183 | SEG44 | -1546 | | | 223 |
| 144 | SEG5 | -4349 | | 184 | SEG45 | -1474 | | | 224 |
| 145 | SEG6 | -4277 | | 185 | SEG46 | -1402 | | | 225 |
| 146 | SEG7 | -4206 | | 186 | SEG47 | -1330 | | | 226 |
| 147 | SEG8 | -4134 | | 187 | SEG48 | -1258 | | | 227 |
| 148 | SEG9 | -4062 | | 188 | SEG49 | -1186 | | | 228 |
| 149 | SEG10 | -3990 | | 189 | SEG50 | -1114 | | | 229 |
| 150 | SEG11 | -3918 | | 190 | SEG51 | -1042 | | | 230 |
| 151 | SEG12 | -3846 | | 191 | SEG52 | -971 | | | 231 |
| 152 | SEG13 | -3774 | | 192 | SEG53 | -899 | | | 232 |
| 153 | SEG14 | -3702 | | 193 | SEG54 | -827 | | | 233 |
| 154 | SEG15 | -3630 | | 194 | SEG55 | -755 | | | 234 |
| 155 | SEG16 | -3559 | | 195 | SEG56 | -683 | | | 235 |
| 156 | SEG17 | -3487 | | 196 | SEG57 | -611 | | | 236 |
| 157 | SEG18 | -3415 | | 197 | SEG58 | -539 | | | 237 |
| 158 | SEG19 | -3343 | | 198 | SEG59 | -467 | | | 238 |
| 159 | SEG20 | -3271 | | 199 | SEG60 | -395 | | | 239 |
| 160 | SEG21 | -3199 | ♥ | 200 | SEG61 | -324 | ♥ | | 240 |

| PAD | PIN | | |
|-----|--------|------|-------|
| No. | Name | X | Ŷ |
| 241 | SEG102 | 2624 | -1246 |
| 242 | SEG103 | 2696 | |
| 243 | SEG104 | 2768 | |
| 244 | SEG105 | 2840 | |
| 245 | SEG106 | 2912 | |
| 246 | SEG107 | 2983 | |
| 247 | SEG108 | 3000 | |
| 240 | SEG109 | 3127 | |
| 249 | SEGIIU | 2199 | |
| 250 | SEG112 | 32/1 | |
| 252 | SEG113 | 3415 | |
| 253 | SEG114 | 3487 | |
| 254 | SEG115 | 3558 | |
| 255 | SEG116 | 3630 | |
| 256 | SEG117 | 3702 | |
| 257 | SEG118 | 3774 | |
| 258 | SEG119 | 3846 | |
| 259 | SEG120 | 3918 | |
| 260 | SEG121 | 3990 | |
| 261 | SEG122 | 4062 | |
| 262 | SEG123 | 4134 | |
| 263 | SEG124 | 4206 | |
| 264 | SEG125 | 4277 | |
| 265 | SEG126 | 4349 | |
| 266 | SEG127 | 4421 | |
| 207 | SEG128 | 4493 | |
| 200 | SEG129 | 4505 | |
| 203 | SEG131 | 4709 | |
| 271 | (NC) | 4781 | |
| 272 | (NC) | 4853 | |
| 273 | (NC) | 4924 | |
| 274 | (NC) | 5009 | . ↓ |
| 275 | (NC) | 5252 | -1248 |
| 276 | (NC) | | -1163 |
| 277 | COM26 | | -1090 |
| 278 | (NC) | | -1018 |
| 279 | COM27 | | -945 |
| 280 | (NC) | V | -872 |

| PAD | PIN | X | |
|-----|-------|------|------|
| No. | Name | X | Y |
| 281 | COM28 | 5252 | -800 |
| 282 | COM29 | | -727 |
| 283 | COM30 | | -654 |
| 284 | COM31 | | -581 |
| 285 | COM32 | | -509 |
| 286 | COM33 | | -436 |
| 287 | COM34 | | -363 |
| 288 | COM35 | | -291 |
| 289 | COM36 | | -218 |
| 290 | COM37 | | -145 |
| 291 | COM38 | | -73 |
| 292 | COM39 | | 0 |
| 293 | COM40 | | 73 |
| 294 | COM41 | | 145 |
| 295 | COM42 | | 218 |
| 296 | COM43 | | 291 |
| 297 | COM44 | | 363 |
| 298 | COM45 | | 436 |
| 299 | COM46 | | 509 |
| 300 | COM47 | | 581 |
| 301 | COM48 | | 654 |
| 302 | COM49 | | 727 |
| 303 | COM50 | | 799 |
| 304 | (NC) | | 872 |
| 305 | COM51 | | 945 |
| 306 | (NC) | | 1017 |
| 307 | COMS | | 1090 |
| 308 | (NC) | | 1163 |
| 309 | (NC) | ♥ | 1248 |

5. PIN DESCRIPTIONS

Power Supply Pins

| Pin Name | I/O | Function | No. of Pins | | |
|--------------------------|-----------------|---|----------------|--|--|
| Vdd | Power Supply | Shared with the MPU power supply terminal Vcc. | 13 | | |
| Vss | Power Supply | This is a 0V terminal connected to the system GND. | 9 | | |
| VSS2 | Power Supply | This is the reference power supply for the step-up voltage circuit for the liquid crystal drive. | 4 | | |
| Vrs | Power Supply | This is the externally-input VREG power supply for the LCD power supply voltage regulator. These are only enabled for the models with the VREG external input option. | 2 | | |
| V1, V2, V3, V4, V5 | Power Supply | This is a multi-level power supply for the liquid crystal drive. The voltage applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below. $VDD (= V0) \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$ Master operation: When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. | | | |
| | | V1 1/9•V5 1/7•V5 1/8•V5 1/6•V5 1/5•V5 1/8•V5 1/6•V5 1/6•V5 V2 2/9•V5 2/7•V5 2/8•V5 2/6•V5 2/5•V5 2/8•V5 2/6•V5 2/8•V5 2/6•V5 V3 7/9•V5 5/7•V5 6/8•V5 4/6•V5 3/5•V5 6/8•V5 4/6•V5 4/6•V5 | | | |
| | | <u>V4</u> 8/9•V5 6/1•V5 1/8•V5 5/6•V5 5/6•V5 4/5•V5 1/8•V5 5/6•V5 1/6•V5 5/6•V5 | | | |

LCD Power Supply Circuit Terminals

| Pin Name | I/O | Function | No. of Pins |
|----------|-----|--|----------------|
| CAP1+ | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. | 2 |
| CAP1- | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal. | 2 |
| CAP2+ | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | 2 |
| CAP2- | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal. | 2 |
| CAP3– | 0 | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal. | 2 |
| Vout | I/O | DC/DC voltage converter. Connect a capacitor between this terminal and Vss2. | 2 |
| VR | I | Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. These are only enabled when the V5 voltage regulator internal resistors are not used (IRS = LOW). These cannot be used when the V5 voltage regulator internal resistors are used (IRS = HIGH). | 2 |

System Bus Connection Terminals

| Pin Name | I/O | Function | No. of Pins | | | | |
|---------------------------|-----|---|----------------|--|--|--|--|
| D7 to D0 (SI) (SCL) | I/O | This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected ($P/S = LOW$), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL). At this time, D0 to D5 are set to high impedance. When the chip select is inactive, D0 to D7 are set to high impedance. | | | | | |
| A0 | I | This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0 = HIGH: Indicates that D0 to D7 are display data. A0 = LOW: Indicates that D0 to D7 are display control data. | 1 | | | | |
| RES | Ι | When RES is set to LOW, the settings are initialized. The reset operation is performed by the RES signal level. | | | | | |
| CS1 CS2 | Ι | This is the chip select signal. When $\overline{CS1} = LOW$ and $CS2 = HIGH$, then the chip select becomes active, and data/command I/O is enabled. | 2 | | | | |
| RD (E) | Ι | When connected to an 8080 MPU, this is active LOW. This pin is connected to the RD signal of the 8080 MPU, and the S1D15605 series data bus is in an output status when this signal is LOW. When connected to a 6800 Series MPU, this is active HIGH. This is the 6800 Series MPU enable clock input terminal | | | | | |
| WR (R/W) | I | When connected to an 8080 MPU, this is active LOW. This terminal connects to the 8080 MPU WR signal. The signals on the data bus are latched at the rising edge of the WR signal. When connected to a 6800 Series MPU: This is the read/write control signal input terminal. When R/W = HIGH: Read. When R/W = LOW: Write | | | | | |
| C86 | I | This is the MPU interface switch terminal. C86 = HIGH: 6800 Series MPU interface. C86 = LOW: 8080 MPU interface. | 1 | | | | |
| P/S | I | This is the parallel data input/serial data input switch terminal. P/S = HIGH: Parallel data input. P/S = LOW: Serial data input. The following applies depending on the P/S status: | | | | | |
| | | P/S Data/Command Data Read/Write Serial Clock | | | | | |
| | | HIGHA0D0 to D7RD, WRLOWA0SI (D7)Write onlySCL (D6) | | | | | |
| | | When P/S = LOW, D0 to D5 are HZ. D0 to D5 may be HIGH, LOW or Open. \overline{RD} (E) and \overline{WR} (P/W) are fixed to either HGIH or LOW. With serial data input, RAM display data reading is not supported. | | | | | |
| CLS | I | With serial data input, RAM display data reading is not supported. Terminal to select whether or enable or disable the display clock internal oscillator circuit. CLS = HIGH: Internal oscillator circuit is enabled CLS = LOW: Internal oscillator circuit is disabled (requires external input) When CLS = LOW, input the display clock through the CL terminal. When using the S1D15605 Series as a master or slave, set respective CLS pins at the same level. Display clock Master Slave Built-in oscillator circuit used HIGH HIGH HIGH | | | | | |

| Pin Name | I/O | Function | No. of Pins | | | | | |
|----------|-----|---|----------------|--|--|--|--|--|
| M/S | I | This terminal selects the master/slave operation for the S1D15605 Series chips. Master operation outputs the timing signals that are required for the LCD display, while slave operation inputs the timing signals required for the liquid crystal display, synchronizing the liquid crystal display system. M/S = HIGH: Master operation M/S = LOW: Slave operation The following is true depending on the M/S and CLS status: | | | | | | |
| | | M/SCLSOscillator CircuitPower Supply CircuitCLFRFRSDOF | | | | | | |
| | | HIGHHIGHEnabledEnabledOutputOutputOutputOutputLOWDisabledEnabledInputOutputOutputOutput | | | | | | |
| | | LOW HIGH Disabled Disabled Input Input Output Input LOW Disabled Disabled Input Input Input Input Input | | | | | | |
| CL | I/O | M/S CLS CL HIGH HIGH Output LOW Input UW HIGH UW Input UW< | 1 | | | | | |
| FR | I/O | This is the liquid crystal alternating current signal I/O terminal. M/S = HIGH: Output M/S = LOW: Input When the S1D15605 Series chip is used in master/slave mode, the various FR terminals must be connected | | | | | | |
| DOF | I/O | This is the liquid crystal display blanking control terminal. M/S = HIGH: Output M/S = LOW: Input When the S1D15605 Series chip is used in master/slave mode, the various DOF terminals must be connected. | | | | | | |
| FRS | 0 | This is the output terminal for the static drive. This terminal is only enabled when the static indicator display is ON when in master operation mode, and is used in conjunction with the FR terminal. | | | | | | |
| IRS | I | This terminal selects the resistors for the V5 voltage level adjustment. IRS = HIGH: Use the internal resistors IRS = LOW: Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal. This pin is enabled only when the master operation mode is selected. It is fixed to either HIGH or LOW when the slave operation mode is selected. | | | | | | |
| HPM | I | This is the power control terminal for the power supply circuit for liquid crystal drive. <u>HPM</u> = HIGH: Normal mode <u>HPM</u> = LOW: High power mode This pin is enabled only when the master operation mode is selected. It is fixed to either HIGH or LOW when the slave operation mode is selected | | | | | | |

8–22

Liquid Crystal Drive Terminals

| Pin Name | I/O | | Function N | | | | | | |
|----------------------|-----|---|---|-------------------|-----------------|-------------|--|--|--|
| SEG0 to SEG131 | 0 | These are the liquid crystal segment drive outputs. Through a combination of the contents of the display RAM and with the FR signal, a single level is selected from VDD, V2, V3, and V5. | | | | | | | |
| | | RAM DATA | FR | Output | Voltage |] | | | |
| | | | | Normal Display | Reverse Display | _ | | | |
| | | HIGH | HIGH | Vdd | V2 | _ | | | |
| | | HIGH | LOW | V5 | V3 | | | | |
| | | LOW | HIGH | V2 | Vdd | | | | |
| | | LOW | LOW | V3 | V5 | _ | | | |
| | | Power save | | V | DD | | | | |
| COM0 | 0 | These are the | liquid cr | ystal common driv | e outputs. | | | | |
| to | | Part No. | | СОМ | Part No. | No. of pins | | | |
| COMn | | S1D15605*** | ** CO | M 0 ~ COM 63 | S1D15605**** | 64 | | | |
| | | S1D15606*** | ** CO | M 0 ~ COM 47 | S1D15606**** | 48 | | | |
| | | S1D15607*** | ** CO | M 0 ~ COM 31 | S1D15607**** | 32 | | | |
| | | S1D15608*** | ** CO | M 0 ~ COM 53 | S1D15608**** | 54 | | | |
| | | S1D15609*** | ** CO | M 0 ~ COM 51 | S1D15609***** | 52 | | | |
| | | Through a con FR signal, a si | ombination of the contents of the scan data and with the single level is selected from VDD, V1, V4, and V5. | | | | | | |
| | | Scan Data | FR | Output Voltage | | | | | |
| | | HIGH | HIGH | V5 | | | | | |
| | | HIGH | LOW | Vdd | | | | | |
| | | LOW | HIGH | V1 | | | | | |
| | | LOW | LOW | V4 | | | | | |
| | | Power Save | — | Vdd | | | | | |
| | | | | | | | | | |
| COMS | 0 | These are the output the sam Leave these o When in master slave. | These are the COM output terminals for the indicator. Both terminals output the same signal. Leave these open if they are not used. When in master/slave mode, the same signal is output by both master and slave | | | | | | |

Test Terminals

| Pin Name | I/O | Function | | | |
|------------|-----|--|---------------------------------|--|--|
| TEST0 to 9 | I/O | These are terminals for IC chip testing. TEST0 to 4 and 7 to 9 should be open, TEST 5 and 6 should be fixed to HIGH. | 14 | | |
| | | Total: 288 pins for the S1D15605 272 pins for the S1D15606 256 pins for the S1D15607 278 pins for the S1D15608 276 pins for the S1D15609 | ***** ***** ***** **** | | |

Rev. 2.4a

6. DESCRIPTION OF FUNCTIONS

The MPU Interface

Selecting the Interface Type

With the S1D15605 Series chips, data transfers are done through an 8-bit bi-directional data bus (D7 to D0) or

through a serial data input (SI). Through selecting the P/ S terminal polarity to the HIGH or LOW it is possible to select either parallel data input or serial data input as shown in Table 1.

| Table 1 | | | | | | | | | |
|----------------------|-----|-----|----|----|----|-----|----|-----|-------|
| P/S | CS1 | CS2 | A0 | RD | WR | C86 | D7 | D6 | D5~D0 |
| HIGH: Parallel Input | CS1 | CS2 | A0 | RD | WR | C86 | D7 | D6 | D5~D0 |
| LOW: Serial Input | CS1 | CS2 | A0 | _ | _ | _ | SI | SCL | (HZ) |
| | | | - | - | | | | | |

"---" indicates fixed to either HIGH or to LOW. HZ is in the state of High Impedance.

The Parallel Interface

When the parallel interface has been selected (P/S = HIGH), then it is possible to connect directly to either an

8080-system MPU or a 6800 Series MPU (as shown in Table 2) by selecting the C86 terminal to either HIGH or to LOW.

| Table 2 | | | | | | |
|---------------------------|-----|-----|----|----|-----|-------|
| P/S | CS1 | CS2 | A0 | RD | WR | D7~D0 |
| HIGH: 6800 Series MPU Bus | CS1 | CS2 | A0 | Е | R/W | D7~D0 |
| LOW: 8080 MPU Bus | CS1 | CS2 | A0 | RD | WR | D7~D0 |

Moreover, data bus signals are recognized by a combination of A0, $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/W) signals, as shown in Table 3.

| Shared | 6800 Series | 8080 \$ | Series | | |
|--------|-------------|---------|--------|------------------------------|--|
| A0 | R/W | RD | WR | Function | |
| 1 | 1 | 0 | 1 | Reads the display data | |
| 1 | 0 | 1 | 0 | Writes the display data | |
| 0 | 1 | 0 | 1 | Status read | |
| 0 | 0 | 1 | 0 | Write control data (command) | |

The Serial Interface

When the serial interface has been selected (P/S = LOW) then when the chip is in active state ($\overline{CS1} = LOW$ and CS2 = HIGH) the serial data input (SI) and the serial clock input (SCL) can be received. The serial data is read from the serial data input pin in the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge

of the eighth serial clock for the processing.

The A0 input is used to determine whether or the serial data input is display data or command data; when A0 = HIGH, the data is display data, and when A0 = LOW then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active.

Figure 1 is a serial interface signal chart.



Figure 1

- * When the chip is not active, the shift registers and the counter are reset to their initial states.
- * Reading is not possible while in serial interface mode.
- * Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.

The Chip Select

The S1D15605 Series chips have two chip select terminals: $\overline{CS1}$ and CS2. The MPU interface or the serial interface is enabled only when $\overline{CS1} = \text{LOW}$ and CS2 = HIGH.

When the chip select is inactive, D0 to D7 enter a high impedance state, and the A0, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ inputs are inactive. When the serial interface is selected, the shift register and the counter are reset.

Accessing the Display Data RAM and the Internal Registers

Data transfer at a higher speed is ensured since the MPU is required to satisfy the cycle time (tCYC) requirement alone in accessing the S1D15605 Series. Wait time may not be considered.

And, in the S1D15605 Series chips, each time data is sent from the MPU, a type of pipeline process between

LSIs is performed through the bus holder attached to the internal data bus.

For example, when the MPU writes data to the display data RAM, once the data is stored in the bus holder, then it is written to the display data RAM before the next data write cycle. Moreover, when the MPU reads the display data RAM, the first data read cycle (dummy) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle.

There is a certain restriction in the read sequence of the display data RAM. Please be advised that data of the specified address is not generated by the read instruction issued immediately after the address setup. This data is generated in data read of the second time. Thus, a dummy read is required whenever the address setup or write cycle operation is conducted.

This relationship is shown in Figure 2.

The Busy Flag

When the busy flag is "1" it indicates that the S1D15605 Series chip is running internal processes, and at this time no command aside from a status read will be received. The busy flag is outputted to D7 pin with the read instruction. If the cycle time (tcyc) is maintained, it is not necessary to check for this flag before each command. This makes vast improvements in MPU processing capabilities possible.



Figure 2

Display Data RAM

Display Data RAM

The display data RAM is a RAM that stores the dot data for the display. It has a 65 (8 page \times 8 bit +1) \times 132 bit structure. It is possible to access the desired bit by specifying the page address and the column address. Because, as is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the liquid crystal display common direction, there are few constraints at



the time of display data transfer when multiple S1D15605 series chips are used, thus and display structures can be created easily and with a high degree of freedom. Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).



| i igule J |
|-----------|
|-----------|

The Page Address Circuit

As shown in Figure 6-4, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access.

Page address 8 (D3, D2, D1, D0 = 1, 0, 0, 0) is the page for the RAM region used only by the indicators, and only display data D0 is used.

The Column Addresses

As is shown in Figure 4, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the incrementation of column addresses stops with 83H. Because the column address is independent of the page address, when moving, for example, from page 0 column 83H to page 1 column 00H, it is necessary to respecify both the page address and the column address.

Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized.

| Т | ab | le | 4 |
|---|----|----|---|
| | | | |

| SEG Output | SEG0 | | SEG 131 |
|---------------------|---|----------------------------------|---|
| ADC "0" (D0) "1" | $\begin{array}{c} 0 \ (H) \rightarrow \\ 83 \ (H) \leftarrow \end{array}$ | Column Address Column Address | $\begin{array}{l} \rightarrow 83 \ (\text{H}) \\ \leftarrow 0 \ (\text{H}) \end{array}$ |

The Line Address Circuit

The line address circuit, as shown in Table 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COM0 output when the common output mode is normal, and the COM63 output for S1D15605 Series, COM47 output for S1D15606 Series, COM31 output for the S1D15607 Series, COM53 output for S1D15608***** and COM51 output for S1D15609*****) when the common output mode is reversed. The display area is a 65 line area for the S1D15605 Series, a 49 line are for the S1D15606, a 33 line area for the S1D15607 Series, 55 line area for the S1D15608***** and 53 line area for the S1D15609***** from the display start line address. If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. can be performed.



Figure 4

The Display Data Latch Circuit

The display data latch circuit is a latch that temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM.

Because the display normal/reverse status, display ON/ OFF status, and display all points ON/OFF commands control only the data within the latch, they do not change the data within the display data RAM itself.

The Oscillator Circuit

This is a CR-type oscillator that produces the display clock. The oscillator circuit is only enabled when M/S = HIGH and CLS = HIGH.

When CLS = LOW the oscillation stops, and the display clock is input through the CL terminal.

Display Timing Generator Circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit using the display clock. The display data is latched into the display data latch circuit synchronized with the display clock, and is output to the data driver output terminal. Reading to the display data liquid crystal driver circuits is completely independent of accesses to the display data RAM by the MPU. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, there is absolutely no adverse effect (such as flickering) on the display.

Moreover, the display timing generator circuit generates the common timing and the liquid crystal alternating current signal (FR) from the display clock. It generates a drive wave form using a 2 frame alternating current drive method, as is shown in Figure 5, for the liquid crystal drive circuit.



Two-frame alternating current drive wave form (S1D15605*****)

Figure 5

When multiple S1D15605 Series chips are used, the slave chips must be supplied the display timing signals (FR, CL, $\overline{\text{DOF}}$) from the master chip[s]. Table 5 shows the status of the FR, CL, and $\overline{\text{DOF}}$ signals.

|--|

| Operating Mode | FR | CL | DOF |
|---|--------|--------|--------|
| Master (M/S = HIGH) The internal oscillator circuit is enabled (CLS = HIGH) | Output | Output | Output |
| The internal oscillator circuit is disabled (CLS = LOW) | Output | Input | Output |
| Slave (M/S = LOW) Set the CLS pin to the same level as with the master. | Input | Input | Input |
| | Input | Input | Input |

The Common Output Status Select Circuit

In the S1D15605 Series chips, the COM output scan direction can be selected by the common output status select command. (See Table 6.) Consequently, the constraints in IC layout at the time of LCD module assembly can be minimized.

| l'able 6 | | | | | | | |
|----------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--|--|
| Status | COM Scan Direction | | | | | | |
| | S1D15605***** | S1D15606***** | S1D15607***** | S1D15608***** | S1D15609***** | | |
| Normal | $COM0 \rightarrow COM63$ | $COM0 \rightarrow COM47$ | $COM0 \rightarrow COM31$ | $COM0 \rightarrow COM53$ | $COM0 \rightarrow COM51$ | | |
| Reverse | $COM63 \rightarrow COM0$ | $COM47 \rightarrow COM0$ | $COM31 \rightarrow COM0$ | $COM53 \rightarrow COM0$ | $COM51 \rightarrow COM0$ | | |

The Liquid Crystal Driver Circuits

These are a 197-channel (S1D15605 Series), a 181channel (S1D15606 Series) multiplexers 165-channel (S1D15607 Series), 187-channel (S1D15608 Series) and a 185-channel (S1D15609 Series) that generate four voltage levels for driving the liquid crystal. The combination of the display data, the COM scan signal, and the FR signal produces the liquid crystal drive voltage output.

Figure 6 shows examples of the SEG and COM output wave form.



Figure 6

The Power Supply Circuits

The power supply circuits are low-power consumption power supply circuits that generate the voltage levels required for the liquid crystal drivers. They comprise Booster circuits, voltage regulator circuits, and voltage follower circuits. They are only enabled in master operation.

The power supply circuits can turn the Booster circuits, the voltage regulator circuits, and the voltage follower circuits ON of OFF independently through the use of the Power Control Set command. Consequently, it is possible to make an external power supply and the internal power supply function somewhat in parallel. Table 7 shows the Power Control Set Command 3-bit data control function, and Table 8 shows reference combinations.

| Table 7 | The Control Date | la of Eoch Dit of th | a Dawar Cantral Ca | |
|---------|-------------------|-----------------------|--------------------|------------|
| rable / | The Control Detai | IS OF EACH BIL OF THE | e Power Control Se | et Command |

| Item | | Status | | |
|--|----|--------|--|--|
| | | "0" | | |
| D2 Booster circuit control bit | ON | OFF | | |
| D1 Voltage regulator circuit (V regulator circuit) control bit | ON | OFF | | |
| D0 Voltage follower circuit (V/F circuit) control bit | ON | OFF | | |

| Use Settings | D2 | D1 | D0 | Step-up circuit | V regulator circuit | V/F circuit | External voltage input | Step-up voltage system terminal |
|---|----|----|----|--------------------|---------------------------|----------------|------------------------------|--|
| ① Only the internal power supply is used | 1 | 1 | 1 | 0 | 0 | 0 | VSS2 | Used |
| ② Only the V regulator circuit and the V/F circuit are used | 0 | 1 | 1 | X | 0 | 0 | Vout, Vss2 | 2 Open |
| ③ Only the V/F circuit is used | 0 | 0 | 1 | X | Х | 0 | V5, VSS2 | Open |
| ④ Only the external power supply is used | 0 | 0 | 0 | X | Х | Х | V1 to V5 | Open |

| Table 8 | Reference | Combinations |
|---------|-----------|--------------|
|---------|-----------|--------------|

* The "step-up system terminals" refer CAP1+, CAP1-, CAP2+, CAP2-, and CAP3-.

* While other combinations, not shown above, are also possible, these combinations are not recommended because they have no practical use.

The Step-up Voltage Circuits

Using the step-up voltage circuits equipped within the S1D15605 Series chips it is possible to product a Quad step-up, a Triple step-up, and a Double step-up of the VDD – VSS2 voltage levels.

- Quad step-up: Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP1+ and CAP3-, and between VSS2 and VOUT, to produce a voltage level in the negative direction at the VOUT terminal that is 4 times the voltage level between VDD and VSS2.
- Triple step-up: Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2and between VSS2 and VOUT, and short between CAP3- and VOUT to produce a voltage level in the negative direction at the VOUT terminal that is 3 times the voltage

difference between VDD and VSS2.

Double step-up: Connect capacitor C1 between CAP1+ and CAP1-, and between VSS2 and VOUT, leave CAP2+ open, and short between CAP2-, CAP3- and VOUT to produce a voltage in the negative direction at the VOUT terminal that is twice the voltage between VDD and VSS2.

The step-up voltage relationships are shown in Figure 7.





* The VSS2 voltage range must be set so that the VOUT terminal voltage does not exceed the absolute maximum rated value.

The Voltage Regulator Circuit

The step-up voltage generated at VOUT outputs the liquid crystal driver voltage V5 through the voltage regulator circuit.

Because the S1D15605 Series chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume function and internal resistors for the V5 voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components.

Moreover, in the S1D15605 Series, three types of thermal gradients have been prepared as VREG options: (1) approximately $-0.05\%/^{\circ}C$ (2) approximately $-0.2\%/^{\circ}C$, and (3) external input (supplied to the VRS terminal).

(A) When the V5 Voltage Regulator Internal Resistors Are Used

Through the use of the V5 voltage regulator internal resistors and the electronic volume function the liquid crystal power supply voltage V5 can be controlled by commands alone (without adding any external resistors), making it possible to adjust the liquid crystal display brightness. The V5 voltage can be calculated using equation A-1 over the range where |V5| < |VOUT|.


Figure 8

VREG is the IC-internal fixed voltage supply, and its voltage at $Ta = 25^{\circ}C$ is as shown in Table 9.

| Table 9 | | | | | | | | | | |
|--|-------------------|-------------------------|---------------------|-------------------|--|--|--|--|--|--|
| Equipment Type | Thermal Gradient | Units | Vreg | Units | | | | | | |
| (1) Internal Power Supply(2) Internal Power Supply(3) External Input | -0.05 -0.2 | [%/°C] [%/°C] — | -2.1 -4.9 Vrs | [V] [V] [V] | | | | | | |

 α is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume register. Table 10 shows the value for α depending on the electronic volume register settings. Table 10

| | I able | ſ |
|----|--------|---|
| 02 | 00 | |

| D5 | D4 | D3 | D2 | D1 | D0 | α |
|----|----|----|----|----|-----------|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 63 |
| 0 | 0 | 0 | 0 | 0 | 1 | 62 |
| 0 | 0 | 0 | 0 | 1 | 0 | 61 |
| | | | • | | | • |
| | | | | | | : |
| 1 | 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Rb/Ra is the V5 voltage regulator internal resistor ratio, and can be set to 8 different levels through the V5 voltage regulator internal resistor ratio set command. The (1 + Rb/Ra) ratio assumes the values shown in Table 11 depending on the 3-bit data settings in the V5 voltage regulator internal resistor ratio register.

| | Table 11 | | | | | | | | | | | |
|---|----------|----|-----------|-----------|-------------------------|-----------------------------|----------|-------------------------|--|--|--|--|
| | | | | S1D1 | 5605**** | | S1D1 | 5606**** | | | | |
| Register Equipment Type by Thermal Gradient [Units: %/°C] | | | | Equipment | Type by The | rmal Gradient [Units: %/°C] | | | | | | |
| D2 | D1 | D0 | (1) -0.05 | (2) –0.2 | (3) VREG External Input | (1) –0.05 | (2) –0.2 | (3) VREG External Input | | | | |
| 0 | 0 | 0 | 3.0 | 1.3 | 1.5 | 3.0 | 1.3 | 1.5 | | | | |
| 0 | 0 | 1 | 3.5 | 1.5 | 2.0 | 3.5 | 1.5 | 2.0 | | | | |
| 0 | 1 | 0 | 4.0 | 1.8 | 2.5 | 4.0 | 1.8 | 2.5 | | | | |
| 0 | 1 | 1 | 4.5 | 2.0 | 3.0 | 4.5 | 2.0 | 3.0 | | | | |
| 1 | 0 | 0 | 5.0 | 2.3 | 3.5 | 5.0 | 2.3 | 3.5 | | | | |
| 1 | 0 | 1 | 5.5 | 2.5 | 4.0 | 5.4 | 2.5 | 4.0 | | | | |
| 1 | 1 | 0 | 6.0 | 2.8 | 4.5 | 5.9 | 2.8 | 4.5 | | | | |
| 1 | 1 | 1 | 6.4 | 3.0 | 5.0 | 6.4 | 3.0 | 5.0 | | | | |

V5 voltage regulator internal resistance ratio register value and (1 + Rb/Ra) ratio (Reference value)

| | | | | S1D15 | 607**** | S1D15608****/S1D15609***** |
|----|--------|---|-----------|----------|-----------------------------|---|
| R | egiste | ter Equipment Type by Thermal Gradient [Units: %/°C] | | | rmal Gradient [Units: %/°C] | Equipment Type by Thermal Gradient [Units: %/°C] |
| D2 | D1 | D0 | (1) –0.05 | (2) –0.2 | (3) VREG External Input | -0.05 |
| 0 | 0 | 0 | 3.0 | 1.3 | 1.5 | 3 |
| 0 | 0 | 1 | 3.5 | 1.5 | 2.0 | 3.5 |
| 0 | 1 | 0 | 4.0 | 1.8 | 2.5 | 4 |
| 0 | 1 | 1 | 4.5 | 2.0 | 3.0 | 4.5 |
| 1 | 0 | 0 | 5.0 | 2.3 | 3.5 | 5 |
| 1 | 0 | 1 | 5.4 | 2.5 | 4.0 | 5.4 |
| 1 | 1 | 0 | 5.9 | 2.8 | 4.5 | 5.9 |
| 1 | 1 | 1 | 6.4 | 3.0 | 5.0 | 6.4 |

For the internal resistance ratio, a manufacturing dispersion of up to $\pm 7\%$ should be taken into account. When not within the tolerance, adjust the V5 voltage by externally mounting Ra and Rb.

Figs. 9, 10, 11 (for S1D15605 Series), 12, 13, 14 (for S1D15606 Series), 15, 16, 17 (for S1D15607 Series), 18 (for S1D15608D00B*) and Figs. 19 (for S1D15609D00B*) show V5 voltage measured by values of the internal resistance ratio resistor for V5 voltage adjustment and electric volume resister for each temperature grade model, when Ta = $25 \,^{\circ}$ C.







Figure 10: S1D15605D01B* (2) For Models Where the Thermal Gradient = -0.2%/°C



Figure 11: S1D15605D02B* (3) For models with External Input





Figure 12: S1D15606D00B*/S1D15606D11B* (1) For Models Where the Thermal Gradient = -0.05%/°C



Figure 13: S1D15606D01B* (2) For Models Where the Thermal Gradient = -0.2%/°C



Figure 14: S1D15606D02B* (3) For models with External Input



Figure 15: S1D15607D00B*/S1D15607D11B* (1) For Models Where the Thermal Gradient = -0.05%/°C



Figure 16: S1D15607D01B* (2) For Models Where the Thermal Gradient = -0.2%/°C



Figure 17: S1D15607D02B* (3) For models with External Input



Figure 18: S1D15608D00B* (1) For Models Where the Thermal Gradient = -0.05%/°C



Setup example: When selecting Ta = 25° C and V5 = 7 V for an S1D15607 model on which Temperature gradient = $-0.05\%/^{\circ}$ C.

Using Figure 15 and the equation A-1, the following setup is enabled.

| | Tabl | e 12 | | | | |
|--------------------------|------|------|-----|-------|----|----|
| Contonto | | | Reg | ister | | |
| Contents | D5 | D4 | D3 | D2 | D1 | D0 |
| For V5 voltage regulator | _ | _ | _ | 0 | 1 | 0 |
| Electronic Volume | 1 | 0 | 0 | 1 | 0 | 1 |

At this time, the variable range and the notch width of the V5 voltage is, as shown Table 13, as dependent on the electronic volume.

| Га | b | le | 1 | 3 |
|----|----------|-----|---|----------|
| ιu | D | · • | | U |

| V5 | Min. | Тур. | Max. | Units |
|-------------------------------|------------------|----------------------------|----------------|-------------|
| Variable Range Notch width | -8.4 (63 levels) | –6.8 (central value) 51 | -5.1 (0 level) | [V] [mV] |

(B) When an External Resistance is Used (i.e., The V5 Voltage Regulator Internal Resistors Are Not Used) (1)

The liquid crystal power supply voltage V5 can also be set without using the V5 voltage regulator internal resistors (IRS terminal = LOW) by adding resistors Ra' and Rb' between VDD and VR, and between VR and V5, respectively. When this is done, the use of the electronic volume function makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal power supply voltage V5 through commands. In the range where |V5| < |VOUT|, the V5 voltage can be calculated using equation B-1 based on the external resistances Ra' and Rb'.



Figure 20

Setup example: When selecting $Ta = 25^{\circ}C$ and V5 = -7 V for an S1D15607 Series model where the temperature gradient = $-0.05\%/^{\circ}C$.

When the central value of the electron volume register is (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0), then α = 31 and VREG = -2.1 V so, according to equation B-1,

$$V_{5} = \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$

-11V = $\left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$ (Equation B-2)

Moreover, when the value of the current running through Ra' and Rb' is set to 5 μ A,

 $Ra' + Rb' = 1.4M\Omega$

Consequently, by equations B-2 and B-3,

$$\frac{Rb'}{Ra'} = 3.12$$
$$Ra' = 340k\Omega$$
$$Rb' = 1060k\Omega$$

At this time, the V5 voltage variable range and notch width, based on the electron volume function, is as given in Table 14.

| | | Table 14 | | |
|-------------------------------|------------------|----------------------------|----------------|-------------|
| V 5 | Min. | Тур. | Max. | Units |
| Variable Range Notch width | -8.6 (63 levels) | -7.0 (central value) 52 | -5.3 (0 level) | [V] [mV] |

(Equation B-3)

(C) When External Resistors are Used (i.e. The V5 Voltage Regulator Internal Resistors Are Not Used). (2)

When the external resistor described above are used, adding a variable resistor as well makes it possible to perform fine adjustments on Ra' and Rb', to set the liquid crystal drive voltage V5. In this case, the use of the electronic volume function makes it possible to control the liquid crystal power supply voltage V5 by commands to adjust the liquid crystal display brightness. In the range where |V5| < |VOUT| the V5 voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistor) and R3 settings, where R2 can be subjected to fine adjustments (Δ R2).



Figure 21

Setup example: When selecting Ta = 25° C and V5 = -5 to -9 V (using R2) for an S1D15607 model where the temperature gradient = $-0.05\%/^{\circ}$ C.

When the central value for the electronic volume register is set at (D5, D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0, 0),

$$\alpha = 31$$

$$V_{REG} = -2.1V$$

so, according to equation C-1, when $\Delta R_2 = 0 \Omega$, in order to make V5 = -9 V,

$$-9V = \left(1 + \frac{R_3 + R_2}{R_1}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$
(Equation C-2)

When $\Delta R_2 = R_2$, in order to make V = -5 V,

$$-5V = \left(1 + \frac{R_3}{R_1 + R_2}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$

(Equation C-3)

Moreover, when the current flowing VDD and V5 is set to 5 $\mu A,$

$$R_1 + R_2 + R_3 = 1.4M\Omega$$
 (Equation C-4)
With this, according to equation C-2, C-3 and C-4,
 $R_2 = 264k\Omega$

$$R_1 = 264k\Omega$$

$$R_2 = 211k\Omega$$

$$R_3 = 925k\Omega$$

At this time, the V5 voltage variable range and notch width based on the electron volume function is as shown in Table 15.

| | | Table 15 | | |
|-------------------------------|------------------|----------------------------|----------------|-------------|
| V 5 | Min. | Тур. | Max. | Units |
| Variable Range Notch width | -8.7 (63 levels) | -7.0 (central value) 53 | -5.3 (0 level) | [V] [mV] |

- * When the V5 voltage regulator internal resistors or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from VOUT when the Booster circuit is OFF.
- * The VR terminal is enabled only when the V5 voltage regulator internal resistors are not uesd (i.e. the IRS terminal = LOW). When the V5 voltage regulator internal resistors are uesd (i.e. when the IRS terminal = HIGH), then the VR terminal is left open.
- * Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.

The Liquid Crystal Voltage Generator Circuit

The V5 voltage is produced by a resistive voltage divider within the IC, and can be produced at the V1, V2, V3, and V4 voltage levels required for liquid crystal driving. Moreover, when the voltage follower changes the impedance, it provides V1, V2, V3 and V4 to the liquid crystal drive circuit. 1/9 bias or 1/7 bias for S1D15605 Series, 1/8 bias or 1/6 bias for S1D15606 Series, 1/6 bias or 1/5 bias for the S1D15607 Series, 1/8 bias or 1/6 bias or 1/8 bias or 1/6 bias for S1D15609 Series can be selected.

High Power Mode

The power supply circuit equipped in the S1D15605 Series <u>chips</u> has very low power consumption (normal mode: HPM = HIGH). However, for LCDs or panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the HPM terminal to LOW (high power mode) can improve the quality of the display. We recommend that the display be checked on actual equipment to determine whether or not to use this mode.

Moreover, if the improvement to the display is inadequate even after high power mode has been set, then it is necessary to add a liquid crystal drive power supply externally.

The Internal Power Supply Shutdown Command Sequence

The sequence shown in Figure 22 is recommended for shutting down the internal power supply, first placing the power supply in power saver mode and then turning the power supply OFF.

| Sequence | Details | Command address | | | | | | | | |
|----------|---------------------------|-----------------|----|----|----|----|----|----|----|-------------|
| · | (Command, status) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| Step1 | Display OFF | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Power saver |
| Step2 | Display all points ON | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | (compound) |
| End | Internal power supply OFF | | | | | | | | | |

Figure 22

Reference Circuit Examples

Figure 22 shows reference circuit examples.

- ① When used all of the step-up circuit, voltage regulating circuit and V/F circuit
- (1) When the voltage regulator internal resistor is used.

(Example where Vss2 = Vss, with 4x step-up)

(2) When the voltage regulator internal resistor is not used.

(Example where Vss2 = Vss, with 4x step-up)





- ② When the voltage regulator circuit and V/F circuit alone are used
- (1) When the V5 voltage regulator internal resistor is not used.



(2) When the V5 voltage regulator internal resistor is used.





③ When the V/F circuit alone is used



(5) When the built-in power circuit is used to drive a liquid crystal panel heavily loaded with AC or DC, it is recommended to connect an external resistor to stabilize potentials of V1, V2, V3 and V4 which are output from the built-in voltage follower.



④ When the built-in power is not used



Examples of shared reference settings When V₅ can vary between -8 and 12 V

| ltem | Set value | Units |
|------|-------------|-------|
| C1 | 1.0 to 4.7 | μF |
| C2 | 0.01 to 1.0 | μF |

It is recommended to set an optimum resistance value R4 taking the liquid crystal display and the drive waveform.

Figure 23

- * 1 Because the VR terminal input impedance is high, use short leads and shielded lines.
- * 2 C1 and C2 are determined by the size of the LCD being driven. Select a value that will stabilize the liquid crystal drive voltage.

Example of the Process by which to Determine the Settings:

- Turn the voltage regulator circuit and voltage follower circuit ON and supply a voltage to VOUT from the outside.
- Determine C2 by displaying an LCD pattern with a heavy load (such as horizontal stripes) and selecting a C2 that stabilizes the liquid crystal drive voltages (V1 to V5). Note that all C2 capacitors must have the same capacitance value.
- Next turn all the power supplies ON and determine C1.

* Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.

Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

- 1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
- 2. Suppress the resistance connecting to the power supply pin of the driver chip.
- 3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between VOUT and VSS2) of this IC are being switched over by use of the transistor with very low ON-resistance of about 10Ω . However, when installing the COG,

Exemplary connection diagram 1.



the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.

Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.

2. Connection of the smoothing capacitors for the liquid crystal drive The smoothing capacitors for the liquid crystal

The smoothing capacitors for the liquid crystal driving potentials (V1. V2, V3 and V4) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause non-conformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally.

Reference value of the resistance is $100k\Omega$ to $1M\Omega$. Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.

Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 2.



The Reset Circuit

When the $\overline{\text{RES}}$ input comes to the LOW level, these LSIs return to the default state. Their default states are as follows:

- 1. Display OFF
- 2. Normal display
- 3. ADC select: Normal (ADC command D0 = LOW)
- 4. Power control register: (D2, D1, D0) = (0, 0, 0)
- 5. Serial interface internal register data clear
- All-indicator lamps-on OFF (All-indicator lamps ON/OFF command D0 = LOW)
- 8. Power saving clear
- 9. V5 voltage regulator internal resistors Ra and Rb separation

(In case of S1D15605D11B*, S1D15606D11B*, S1D15607D11B*, S1D15608D11B* and S1D15609D11B*, internal resistors are connected while RES is LOW.)

- Output conditions of SEG and COM terminals SEG: V2/V3, COM: V1/V4 (In case of S1D15605D11B*, S1D15606D11B*, S1D15607D11B*, S1D15608D11B* and S1D15609D11B*, both the SEG terminal and the COM terminal output the VDA level while RES is LOW. In case of other models, the SEG terminal <u>outputs V2</u> and the COM terminal outputs V1 while RES is LOW.)
- 11. Read modify write OFF
- 12. Static indicator OFF
- Static indicator register : (D1, D2) = (0, 0)13. Display start line set to first line
- 14. Column address set to Address 0
- 15. Page address set to Page 0
- 16. Common output status normal
- 17. V5 voltage regulator internal resistor ratio set mode clear
- 18. Electronic volume register set mode clear Electronic volume register : (D5, D4, D3, D2, D1, D0) = (1, 0. 0, 0, 0, 0)
- 19. Test mode clear

On the other hand, when the reset command is used, the above default settings from 11 to 19 are only executed.

When the power is turned on, the IC internal state becomes unstable, and it is necessary to initialize it using the RES terminal. After the initialization, each input terminal should be controlled normally.

Moreover, when the control signal from the MPU is in the high impedance, an overcurrent may flow to the IC. After applying a current, it is necessary to take proper measures to prevent the input terminal from getting into the high impedance state.

If the internal liquid crystal power supply circuit is not used on S1D15605D11B*, S1D15606D11B*, S1D15607D11B*, S1D15608D11B* and S1D15609D11B*, it is necessary that RES is HIGH when the external liquid crystal power supply is turned on. This IC has the function to discharge V5 when RES is LOW, and the external power supply short-circuits to VDD when RES is LOW.

While $\overline{\text{RES}}$ is LOW, the oscillator and the display timing generator stop, and the CL, FR, $\overline{\text{FRS}}$ and DOF terminals are fixed to HIGH. The terminals D0 to D7 are not affected. The VDD level is output from the SEG and COM output terminals. This means that an internal resistor is connected between VDD and V5.

When the internal liquid crystal power supply circuit is not used on other models of S1D15605 series, it is necessary that RE is LOWwhen the external liquid crystal power supply is turned on.

While $\overline{\text{RES}}$ is LOW, the oscillator works but the display timing generator stops, and the CL, FR, FRS and $\overline{\text{DOF}}$ terminals are fixed to HIGH. The terminals D0 to D7 are not affected.

7. COMMANDS

The S1D15605 Series chips identify the data bus signals by a combination of A0, $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/ $\overline{\text{W}}$) signals. Command interpretation and execution does not depend on the external clock, but rather is performed through internal timing only, and thus the processing is fast enough that normally a busy check is not required.

In the 8080 MPU interface, commands are launched by inputting a low pulse to the $\overline{\text{RD}}$ terminal for reading, and inputting a low pulse to the $\overline{\text{WR}}$ terminal for writing. In the 6800 Series MPU interface, the interface is placed in a read mode when an HIGH signal is input to the $\overline{\text{R/W}}$ terminal and placed in a write mode when a LOW signal is input to the $\overline{\text{R/W}}$ terminal and placed in a write mode when a LOW signal is input to the $\overline{\text{R/W}}$ terminal and placed in a write mode when a LOW signal is input to the $\overline{\text{R/W}}$ terminal and placed in a write mode when a LOW signal is input to the $\overline{\text{R/W}}$ terminal and placed in a write mode when a LOW signal is input to the $\overline{\text{R/W}}$ terminal and then the command is launched by inputting a high pulse to the E terminal. (See "10. Timing Characteristics" regarding the timing.) Consequently, the 6800 Series MPU interface is different than the 80x86 Series MPU interface in that in the explanation of commands and the display commands the status read and display data read $\overline{\text{RD}}$ (E) becomes "1(H)". In the explanations below the commands are explained using the 8080 Series MPU interface as the example.

When the serial interface is selected, the data is input in sequence starting with D7. <<u>Explanation of Commands</u>>

(1) Display ON/OFF

This command turns the display ON and OFF.

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|----------------|-----------|----|----|----|----|----|----|----|--------|---------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 0 | Display ON Display OFF |

When the display OFF command is executed when in the display all points ON mode, power saver mode is entered. See the section on the power saver for details.

(2) Display Start Line Set

This command is used to specify the display start line address of the display data RAM shown in Figure 4. For further details see the explanation of this function in "The Line Address Circuit".

| | E | R/W | | | | | | | | | |
|----|----|-----|----|----|----|----|----|--------------|----|----|--------------|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | | | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | | \downarrow | | | \downarrow |
| | | | | | 1 | 1 | 1 | 1 | 1 | 0 | 62 |
| | | | | | 1 | 1 | 1 | 1 | 1 | 1 | 63 |

(3) Page Address Set

This command specifies the page address corresponding to the low address when the MPU accesses the display data RAM (see Figure 4). Specifying the page address and column address enables to access a desired bit of the display data RAM. Changing the page address does not accompany a change in the status display. See the page address circuit in the Function Description (page 1–20) for the detail.

| | Ε | R/W | | | | | | | | | |
|-----------|----|-----|----|----|----|----|----|----|--------------|-----------|--------------|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | 0 | 0 | 0 | 1 | 1 |
| | | | | | | | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | | | \downarrow | | \downarrow |
| | | | | | | | 0 | 1 | 1 | 1 | 7 |
| | | | | | | | 1 | 0 | 0 | 0 | 8 |

(4) Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (the higher 4 bits and the lower 4 bits) when it is set (fundamentally, set continuously). Each time the display data RAM is accessed, the column address automatically increments (+1), making it possible for the MPU to continuously read from/write to the display data. The column address increment is topped at 83H. This does not change the page address continuously. See the function explanation in "The Column Address Circuit," for details.

| | A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A7 | A 6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
|--|--------------|--------------|-----------|----|----|----|--------|----------|----------|----------|----------|--------|------------|--------|--------|--------|--------|--------|-----------|-------------------|
| $\begin{array}{l} \text{HIGH bits} \rightarrow \\ \text{LOW bits} \rightarrow \end{array}$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 0 | A7 A3 | A6 A2 | A5 A1 | A4 A0 | 0 0 | 0 0 | 0 0 | 0 0 | 0 0 | 0 0 | 0 0 | 0 1 | 0 1 |
| | \downarrow | \downarrow | | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | | | | | | 1 1 | 0 0 | 0 0 | 0 0 | 0 0 | 0 0 | 1 1 | 0 1 | 130 131 |

(5) Status Read

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|------|-----|--------|-------|----|----|----|----|
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

| BUSY | When $BUSY = 1$, it indicates that either processing is occurring internally or a reset condition is in process. While the chip does not accept commands until $BUSY = 0$, if the cycle time can be satisfied, there is no need to check for $BUSY$ conditions. |
|--------|---|
| ADC | This shows the relationship between the column address and the segment driver. 0: Reverse (column address 131-n ↔ SEG n) 1: Normal (column address n ↔ SEG n) (The ADC command switches the polarity.) |
| ON/OFF | ON/OFF: indicates the display ON/OFF state. 0: Display ON 1: Display OFF (This display ON/OFF command switches the polarity.) |
| RESET | This indicates that the chip is in the process of initialization either because of a RES signal or because of a reset command. 0: Operating state 1: Reset in progress |

(6) Display Data Write

This command writes 8-bit data to the specified display data RAM address. Since the column address is automatically incremented by "1" after the write, the MPU can write the display data.

| | Е | R/W | | | | | | | | | |
|----|----|-----|------------|-----------|----|-----------|----|-----------|-----------|----|--|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| 1 | 1 | 0 | Write data | | | | | | | | |

(7) Display Data Read

This command reads 8-bit data from the specified display data RAM address. Since the column address is automatically incremented by "1" after the read, the CPU can continuously read multiple-word data. One dummy read is required immediately after the column address has been set. See the function explanation in "Display Data RAM" for the explanation of accessing the internal registers. When the serial interface is used, reading of the display data becomes unavailable.

| | Е | R/W | | | | | | | | | |
|-----------|----|-----|-----------|-----------|----|-----------|----|-----------|-----------|-----------|--|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| 1 | 0 | 1 | Read Data | | | | | | | | |

(8) ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence between the display RAM data column address and the segment driver output. Thus, sequence of the segment driver output pins may be reversed by the command. See the column address circuit (page 1-20) for the detail. Increment of the column address (by "1") accompanying the reading or writing the display data is done according to the column address indicated in Figure 4.

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|----------------|-----------|----|----|----|----|----|----|----|--------|-------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Normal Reverse |

(9) Display Normal/Reverse

This command can reverse the lit and unlit display without overwriting the contents of the display data RAM. When this is done the display data RAM contents are maintained.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|--|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 | RAM Data HIGH LCD ON voltage (normal) RAM Data LOW LCD ON voltage (reverse) |

(10) Display All Points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the display data RAM. The contents of the display data RAM are maintained when this is done. This command takes priority over the display normal/reverse command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|--|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Normal display mode Display all points ON |

When the display is in an OFF mode, executing the display all points ON command will place the display in power save mode. For details, see the (20) Power Save section.

(11) LCD Bias Set

This command selects the voltage bias ratio required for the liquid crystal display. This command can be valid while the V/F circuit of Power Supply circuit is in operation.

| | Е | R/W | | | | | | | | | | S | elect Statu | IS | |
|----|----|-----|-----------|-----------|----|----|----|----|-----------|-----------|----------------------|----------------------|----------------------|----------------------|----------------------|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | S1D15605***** | S1D15606***** | S1D15607***** | S1D15608***** | S1D15609***** |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | 1/9 bias 1/7 bias | 1/8 bias 1/6 bias | 1/6 bias 1/5 bias | 1/8 bias 1/6 bias | 1/8 bias 1/6 bias |

(12) Read/Modify/Write

This command is used paired with the "END" command. Once this command has been input, the display data read command does not change the column address, but only the display data write command increments (+1) the column address. This mode is maintained until the END command is input. When the END command is input, the column address returns to the address it was at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as when there is a blanking cursor.

| | Е | R/W | | | | | | | | |
|-----------|----|-----|----|-----------|----|----|----|----|----|-----------|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

* Even in read/modify/write mode, other commands aside from display data read/write commands can also be used. However, the column address set command cannot be used. • The sequence for cursor display



Figure 24

(13) End

This command releases the read/modify/write mode, and returns the column address to the address it was at when the mode was entered.



Figure 25

Read/modify/write mode set

(14) Reset

This command initializes the display start line, the column address, the page address, the common output mode, the V5 voltage regulator internal resistor ratio, the electronic volume, and the static indicator are reset, and the read/modify/ write mode and test mode are released. There is no impact on the display data RAM. See the function explanation in "Reset" for details.

The reset operation is performed after the reset command is entered.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The initialization when the power supply is applied must be done through applying a reset signal to the $\overline{\text{RES}}$ terminal. The reset command must not be used instead.

Return

Ν

End

(15) Common Output Mode Select

This command can select the scan direction of the COM output terminal. For details, see the function explanation in "Common Output Mode Select Circuit."

| | | | | | | | | | | | Selected Mode | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|---------------|---------------|---------------|---------------|---------------|---------------|--|--|--|--|
| A0 R | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | S1D15605***** | S1D15606***** | S1D15607***** | S1D15608***** | S1D15609***** | | | | |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | * | * | * | Normal | COM0→COM63 | COM0→COM47 | COM0→COM31 | COM0→COM53 | COM0→COM51 | | | | |
| | | | | | | | 1 | | | | Reverse | COM63→COM0 | COM47→COM0 | COM31→COM0 | COM53→COM0 | COM51→COM0 | | | | |

Disabled bit

(16) Power Controller Set

This command sets the power supply circuit functions. See the function explanation in "The Power Supply Circuit," for details

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Selected Mode |
|----|----------------|-----------|----|----|----|----|----|--------|--------|--------|---|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 1 | | | Booster circuit: OFF Booster circuit: ON |
| | | | | | | | | | 0 1 | | Voltage regulator circuit: OFF Voltage regulator circuit: ON |
| | | | | | | | | | | 0 1 | Voltage follower circuit: OFF Voltage follower circuit: ON |

[Translator's Note: the abbreviations explained within these parentheses for V and V/F have been written out in the English translation and are therefore no longer necessary.]

(17) V5 Voltage Regulator Internal Resistor Ratio Set

This command sets the V5 voltage regulator internal resistor ratio. For details, see the function explanation is "The Power Supply Circuits."

| | E | R/W | | | | | | | | | |
|----|----|-----|----|-----------|----|-----------|----|-----------|--------------|-----------|--------------|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb/Ra Ratio |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Small |
| | | | | | | | | 0 | 0 | 1 | |
| | | | | | | | | 0 | 1 | 0 | |
| | | | | | | | | | \downarrow | | \downarrow |
| | | | | | | | | 1 | 1 | 0 | |
| | | | | | | | | 1 | 1 | 1 | Large |

(18) The Electronic Volume (Double Byte Command)

This command makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal drive voltage V5 through the output from the voltage regulator circuits of the internal liquid crystal power supply. This command is a two byte command used as a pair with the electronic volume mode set command and the electronic volume register set command, and both commands must be issued one after the other.

• The Electronic Volume Mode Set

When this command is input, the electronic volume register set command becomes enabled. Once the electronic volume mode has been set, no other command except for the electronic volume register command can be used. Once the electronic volume register set command has been used to set data into the register, then the electronic volume mode is released.

| | Е | R/W | | | | | | | | |
|-----------|----|-----|----|-----------|----|----|----|----|----|-----------|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

• Electronic Volume Register Set

By using this command to set six bits of data to the electronic volume register, the liquid crystal drive voltage V5 assumes one of the 64 voltage levels.

When this command is input, the electronic volume mode is released after the electronic volume register has been set.

| | Е | R/W | | | | | | | | | |
|-----------|----|-----|----|-----------|----|----|----|----|-----------|-----------|--------------|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | V5 |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 0 | 1 | Small |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 1 | 0 | |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 1 | 1 | |
| | | | | | | | | | | | \downarrow |
| 0 | 1 | 0 | * | * | 1 | 1 | 1 | 1 | 1 | 0 | |
| 0 | 1 | 0 | * | * | 1 | 1 | 1 | 1 | 1 | 1 | Large |

* Inactive bit

When the electronic volume function is not used, set this to (1, 0, 0, 0, 0, 0)

• The Electronic Volume Register Set Sequence



Figure 26

(19) Static Indicator (Double Byte Command)

This command controls the static drive system indicator display. The static indicator display is controlled by this command only, and is independent of other display control commands.

This is used when one of the static indicator liquid crystal drive electrodes is connected to the FR terminal, and the other is connected to the FRS terminal. A different pattern is recommended for the static indicator electrodes than for the dynamic drive electrodes. If the pattern is too close, it can result in deterioration of the liquid crystal and of the electrodes.

The static indicator ON command is a double byte command paired with the static indicator register set command, and thus one <u>must</u> execute one after the other. (The static indicator OFF command is a single byte command.)

• Static Indicator ON/OFF

When the static indicator ON command is entered, the static indicator register set command is enabled. Once the static indicator ON command has been entered, no other command aside from the static indicator register set command can be used. This mode is cleared when data is set in the register by the static indicator register set command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Static Indicator |
|----|---------|-----------|----|----|----|----|----|----|----|--------|------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 1 | OFF ON |

• Static Indicator Register Set

This command sets two bits of data into the static indicator register, and is used to set the static indicator into a blinking mode.

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Indicator Display State |
|----|----------------|-----------|----|----|----|----|----|----|------------------|------------------|---|
| 0 | 1 | 0 | * | * | * | * | * | * | 0 0 1 1 | 0 1 0 1 | OFF ON (blinking at approximately one second intervals) ON (blinking at approximately 0.5 second intervals) ON (constantly on) |

* Disabled bit

• Static Indicator Register Set Sequence



Figure 27

(20) Power Save (Compound Command)

When the display all points ON is performed while the display is in the OFF mode, the power saver mode is entered, thus greatly reducing power consumption.

The power saver mode has two different modes: the sleep mode and the standby mode. When the static indicator is OFF, it is the sleep mode that is entered. When the static indicator is ON, it is the standby mode that is entered. In the sleep mode and in the standby mode, the display data is saved as is the operating mode that was in effect before

the power saver mode was initiated, and the MPU is still able to access the display data RAM. Refer to figure 28 for power save off sequence.





• Sleep Mode

This stops all operations in the LCD display system, and as long as there are no accesses from the MPU, the consumption current is reduced to a value near the static current. The internal modes during sleep mode are as follows:

- (1) The oscillator circuit and the LCD power supply circuit are halted.
- ② All liquid crystal drive circuits are halted, and the segment in common drive outputs output a VDD level.

• Standby Mode

The duty LCD display system operations are halted and only the static drive system for the indicator continues to operate, providing the minimum required consumption current for the static drive. The internal modes are in the following states during standby mode.

- (1) The LCD power supply circuits are halted. The oscillator circuit continues to operate.
- 2 The duty drive system liquid crystal drive circuits are halted and the segment and common driver outputs output a VDD level. The static drive system does not operate.

When a reset command is performed while in standby mode, the system enters sleep mode.

- * When an external power supply is used, it is recommended that the functions of the external power supply circuit be stopped when the power saver mode is started. For example, when the various levels of liquid crystal drive voltage are provided by external resistive voltage dividers, it is recommended that a circuit be added in order to cut the electrical current flowing through the resistive voltage divider circuit when the power saver mode is in effect. The S1D15605 series chips have a liquid crystal display blanking control terminal DOF. This terminal enters an LOW state when the power saver mode is launched. Using the output of DOF, it is possible to stop the function of an external power supply circuit.
- * When the master is turned on, the oscillator circuit is operable immediately after the powering on.

(21) NOP

Non-OPeration Command

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

(22) Test

This is a command for IC chip testing. Please do not use it. If the test command is used by accident, it can be cleared by applying a LOW signal to the RES input by the reset command or by using an NOP.

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----------------|-----------|----|----|----|----|----|-------|-------|-----|
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * |
| | | | | | | | k | ' Ina | ctive | bit |

Note: The S1D15605 Series chips maintain their operating modes until something happens to change them. Consequently, excessive external noise, etc., can change the internal modes of the S1D15605 Series chip. Thus in the packaging and system design it is necessary to suppress the noise or take measure to prevent the noise from influencing the chip. Moreover, it is recommended that the operating modes be refreshed periodically to prevent the effects of unanticipated noise.

| | | Command Code | | | | | | | | | | | |
|------|--|--------------|----|----|----|-----|------|--------|----------|-------------------|-------------------|----------|--|
| | Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function |
| (1) | Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | LCD display ON/OFF 0: OFF, 1: ON |
| (2) | Display start line set | 0 | 1 | 0 | 0 | 1 | | Disp | olay sta | art add | ress | | Sets the display RAM display start line address |
| (3) | Page address set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | F | Page a | ddres | 5 | Sets the display RAM page |
| (4) | Column address set upper bit | 0 | 1 | 0 | 0 | 0 | 0 | 1 | N co | lost sig olumn | gnifica addres | nt SS | address Sets the most significant 4 bits of the display RAM column address. |
| | Column address set lower bit | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Le | east si olumn | gnifica addres | nt ss | Sets the least significant 4 bits of the display RAM column address. |
| (5) | Status read | 0 | 0 | 1 | | Sta | atus | | 0 | 0 | 0 | 0 | Reads the status data |
| (6) | Display data write | 1 | 1 | 0 | | | | Write | data | | | | Writes to the display RAM |
| (7) | Display data read | 1 | 0 | 1 | | | | Read | data | | | | Reads from the display RAM |
| (8) | ADC select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Sets the display RAM address SEG output correspondence 0: normal, 1: reverse |
| (9) | Display normal/ reverse | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 | Sets the LCD display normal/ reverse 0: normal, 1: reverse |
| (10) | Display all points ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Display all points 0: normal display 1: all points ON |
| (11) | LCD bias set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | Sets the LCD drive voltage bias ratio S1D15605***** 0: 1/9, 1: 1/7 S1D15606***** /S1D15608***** /S1D15609***** . 0: 1/8, 1: 1/6 S1D15607***** 0: 1/6, 1: 1/5 |
| (12) | Read/modify/write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Column address increment At write: +1 At read: 0 |
| (13) | End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Clear read/modify/write |
| (14) | Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Internal reset |
| (15) | Common output mode select | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | Select COM output scan direction 0: normal direction, 1: reverse direction |
| (16) | Power control set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | peratir mode | ng | Select internal power supply operating mode |
| (17) | V5 voltage regulator internal resistor ratio set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Res | sistor r | atio | Select internal resistor ratio (Rb/Ra) mode |
| (18) | Electronic volume mode set | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | |
| | Electronic volume register set | 0 | 1 | 0 | * | * | | Electr | onic v | olume | value | | Set the V5 output voltage electronic volume register |
| (19) | Static indicator ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 1 | 0: OFF, 1: ON |
| | Static indicator register set | 0 | 1 | 0 | * | * | * | * | * | * | Мо | de | Set the flashing mode |
| (20) | Power saver | | | | | | | | | | | | Display OFF and display all points ON compound command |
| (21) | NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | Command for non-operation |
| (22) | Test | 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * | Command for IC test. Do not use this command |
| | | | | | | | | | | | | | |

| Table 16 Table of S1D15605 Series Command | nds |
|---|-----|
|---|-----|

(Note) *: disabled data

8. COMMAND DESCRIPTION

Instruction Setup: Reference (reference)

(1) Initialization

Note: With this IC, when the power is applied, LCD driving non-selective potentials V2 and V3 (SEG pin) and V1 and V4 (COM pin) are output through the LCD driving output pins SEG and COM. When electric charge is remaining in the smoothing capacitor connecting between the LCD driving voltage output pins ($V_1 \sim V_5$) and the VDD pin, the picture on the display may become totally dark instantaneously when the power is turned on. To avoid occurrence of such a failure, we recommend the following flow when turning on the power.

① When the built-in power is being used immediately after turning on the power:



* The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.

- *1: 6. Description of functions; "Resetting circuit" (If takes not more than 2 ms from Power Supply ON to the stability of internal oscillating circuit.)

- *2: 7. Command description; "(11) LCD bias setting"
 *3: 7. Command description; "(8) ADC selection"
 *4: 7. Command description; "(15) Common output state selection"
- *5: 6. Description of functions; "Power circuit" & Command description; "(17) Setting the built-in resistance radio for regulation of the V5 voltage"
- *6: 6. Description of functions; "Power circuit" & Command description; "(18) Electronic volume control"
- *7: 6. Description of functions; "Power circuit" & Command description; "(16) Power control setting"

② When the built-in power is not being used immediately after turning on the power:



* The target time of 5ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.

- *1: 6. Description of functions; "Resetting circuit" (The contents of DDRAM can be variable even in the initial setting (Default) at the reset state.)
- *2: 7. Command description; "(11) LCD bias setting"
- *3: 7. Command description; "(8) ADC selection"
- *4: 7. Command description; "(15) Common output state selection"
- *5: 6. Description of functions; "Power circuit" & "(17) Command description; Setting the built-in resistance radio for regulation of the V5 voltage"
- *6: 6. Description of functions; "Power circuit" & "(18) Command description; Electronic volume control"
- *7: 6. Description of functions; "Power circuit" & "(16) Command description; Power control setting"
- *8: 7. The power saver ON state can either be in sleep state or stand-by state. Command description; "Power saver START (multiple commands)"

(2) Data Display



• In case of S1D15605D11B*, S1D15606D11B*, S1D15607D11B*, S1D15608D11B* and S1D15609D11B*,



Notes: Reference items

- *14: The logic circuit of this IC's power supply VDD VSS controls the driver of the LCD power supply VDD V5. So, if the power supply VDD VSS is cut off when the LCD power supply VDD V5 has still any residual voltage, the driver (COM. SEG) may output any uncontrolled voltage. When turning off the power, observe the following basic procedures:
 - After turning off the internal power supply, make sure that the potential V5 ~ V1 has become below the threshold voltage of the LCD panel, and then turn off this IC's power supply (VDD VSS).
 6. Description of Function, 6.7 Power Circuit
- *15: After inputting the power save command, be sure to reset the function using the RES terminal until the power supply VDD VSS is turned off. 7. Command Description (20) Power Save
- *16: After inputting the power save command, do not reset the function using the RES terminal until the power supply VDD Vss is turned off. 7. Command Description (20) Power Save

(4) Refresh

It is recommended that the operating modes and display contents be refreshed periodically to prevent the effect of unexpected noise.



Precautions on Turning off the power

• In case of S1D15605D11B*, S1D15606D11B*, S1D15607D11B*, S1D15608D11B* and S1D15609D11B*, Observe Paragraph 1) as the basic rule.

<Turning the power (VDD - VSS) off>

1) Power Save (The LCD powers (VDD - V5) are off.) \rightarrow Reset input \rightarrow Power (VDD - VSS) OFF

- Observe $t_L > t_H$.
- When $t_L < t_H$, an irregular display may occur. Set t_L on the MPU according to the software. tH is determined according to the external capacity C2 (smoothing capacity of V5 ~ V1) and the driver's discharging capacity.



<Turning the power (VDD - VSS) off : When command control is not possible.>

- 2) Reset (The LCD powers (VDD VSS) are off.) \rightarrow Power (VDD VSS) OFF
 - Observe $t_L > t_H$.
 - When $t_L < t_H$, an irregular display may occur.

For tL, make the power (VDD - VSS) falling characteristics longer or consider any other method. tH is determined according to the external capacity C2 (smoothing capacity of V5 to V1) and the driver's discharging capacity.



<Reference Data>

V5 voltage falling (discharge) time (tH) after the process of operation \rightarrow power save \rightarrow reset. V5 voltage falling (discharge) time (tH) after the process of operation \rightarrow reset.



Figure 29

• In case of other models than the above

<Turning the power (VDD - VSS) off>

- Power save (The LCD powers (VDD VSS) are off.) -> Power (VDD VSS) OFF • Observe $t_L > t_H$.
- When tL < tH, an irregular display may occur. Set tL on the MPU according to the software. tH is determined according to the external capacity C (smoothing capacity of V5 to V1) and the external resisters Ra + Rb (for V5 voltage regulation)



9. ABSOLUTE MAXIMUM RATINGS

Unless otherwise noted, Vss = 0 V

Table 17

| Paramete | er | Symbol | Conditions | Unit |
|--|---|----------------|----------------------------|------|
| Power Supply Voltage | | Vdd | -0.3 to +7.0 | V |
| Power supply voltage (2) (VDD standard) | Vith Triple step-up Vss2 -7.0 to +0.3 With Triple step-up -6.0 to +0.3 -4.5 to +0.3 | | | |
| Power supply voltage (3) (| VDD standard) | V5, Vout | -18.0 to +0.3 | V |
| Power supply voltage (4) (| VDD standard) | V1, V2, V3, V4 | V5 to +0.3 | V |
| Input voltage | | Vin | -0.3 to VDD + 0.3 | V |
| Output voltage | | Vo | -0.3 to VDD + 0.3 | V |
| Operating temperature | | Topr | -40 to +85 | °C |
| Storage temperature | TCP Bare chip | TSTR | –55 to +100 –55 to +125 | °C |





S1D15605 Series chip side

Figure 30

Notes and Cautions

- 1. The VSS2, V1 to V5 and VOUT are relative to the VDD = 0V reference.
- 2. Insure that the voltage levels of V1, V2, V3, and V4 are always such that $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$.
- 3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

10. DC CHARACTERISTICS

Unless otherwise specified, Vss = 0 V, Vdd = $3.0 \text{ V} \pm 10\%$, Ta = $-40 \text{ to } 85^{\circ}\text{C}$

Table 18

| Iton | m Symbol Condition Rating Units | | Unite | Applicable | | | | |
|-----------------------------|---|--------|--|------------------|------------|-----------------|----------|-----------------|
| Iten | | Symbol | Condition | Min. | Тур. | Max. | Units | Pin |
| Operating Voltage (1) | Recom- mended Voltage Possible | Vdd | | 2.7 | _ | 3.3 | V | VDD*1 |
| | Operating Voltage | | | 1.0 | | 0.0 | v | |
| Operating Voltage (2) | Recom- mended Voltage | Vss2 | (Relative to VDD) | -3.3 | | -2.7 | V | Vss2 |
| | Possible Operating Voltage | Vss2 | (Relative to VDD) | -6.0 | | -1.8 | V | VSS2 |
| Operating Voltage (3) | Possible Operating Voltage | V5 | (Relative to VDD) | -16.0 | _ | -4.5 | V | V5 *2 |
| | Possible Operating | V1, V2 | (Relative to VDD) | $0.4 \times V_5$ | _ | Vdd | V | V1, V2 |
| | Possible Operating Voltage | V3, V4 | (Relative to VDD) | V5 | _ | $0.6 	imes V_5$ | V | V3, V4 |
| High-level Ir | nput | VIHC | | 0.8 	imes Vdd | | Vdd | V | *3 |
| Low-level In Voltage | put | VILC | | Vss | _ | 0.2 	imes Vdd | V | *3 |
| High-level C | Dutput | Vонс | Iон = -0.5 mA | 0.8 	imes Vdd | — | Vdd | V | *4 |
| Low-level O Voltage | utput | Volc | loL = 0.5 mA | Vss | _ | 0.2 	imes Vdd | V | *4 |
| Input leakag | je | Iц | VIN = VDD or VSS | -1.0 | | 1.0 | μA | *5 |
| Output leak | age | Ilo | | -3.0 | _ | 3.0 | μA | *6 |
| Liquid Cryst ON Resista | al Driver | Ron | Ta = 25°C V5 = -14.0 V (Relative To VDD) V5 = -8.0 V | | 2.0 3.2 | 3.5 5.4 | kΩ kΩ | SEGn COMn *7 |
| Static Cons Current | umption | Issq | | — | 0.01 | 5 | μA | Vss, Vss2 |
| Output Leak Current | kage | l5Q | V5 = −18.0 V (Relative To VDD) | | 0.01 | 15 | μA | V5 |
| Input Termin Capacitance | nal e | CIN | Ta = 25°C f = 1 MHz | — | 5.0 | 8.0 | pF | |
| Oscillator Frequency | Internal Oscillator | fosc | Ta = 25°C | 18 | 22 | 26 | kHz | *8 |
| | External Input | fc∟ | S1D15605****/15607**** | 18 | 22 | 26 | kHz | CL |
| | Internal Oscillator | fosc | Ta = 25°C | 27 | 33 | 39 | kHz | *8 |
| | External Input | fc∟ | S1D15606****/15608****/ 15609**** | 14 | 17 | 20 | kHz | CL |

| ltom Symbol | | Condition | | | Rating | Unite | Applicable | | |
|-------------|---|----------------|---------------------------------|-----------------------|----------------|---------------|----------------|--------|------------|
| | nem | Symbol | Conditio | 11 | Min. | Тур. | Max. | Units | Pin |
| | Input voltage | VSS2 | With Triple (Relative To VDD |) | -6.0 | — | -1.8 | V | VSS2 |
| | Vss2 | | With Quad (Relative To VDD) | | -4.5 | — | -1.8 | V | VSS2 |
| Power | Supply Step-up output voltage Circuit | Vout | (Relative to VDD) | | -18.0 | | — | V | Vout |
| Internal | Voltage regulator Circuit Operating Voltage | Vout | (Relative to VDD) | Relative to VDD) | | | -6.0 | V | Vout |
| | Voltage Follower Circuit Operating Voltage | V5 | (Relative to VDD) | Relative to VDD) | | | -4.5 | V | V5 *9 |
| | Base Voltage | Vreg0 Vreg1 | Ta = 25°C (Relative to VDD) | −0.05%/°C −0.2%/°C | -2.04 -4.65 | -2.10 -4.9 | -2.16 -5.15 | V V | *10 *10 |

• Dynamic Consumption Current (1), During Display, with the Internal Power Supply OFF Current consumed by total ICs when an external power supply is used.

| | | | | | | Та | = 25°C |
|---------------|---------|---------------------------------|------|--------|------|-------|--------|
| Itom | Symbol | Condition | | Rating | | Unite | Notos |
| nem | Symbol | Condition | Min. | Тур. | Max. | Units | NOLES |
| S1D15605**** | IDD (1) | VDD = 5.0 V, V5 - VDD = -11.0 V | — | 18 | 30 | μA | *11 |
| | | VDD = 3.0 V, V5 - VDD = -11.0 V | — | 16 | 27 | | |
| S1D15606**** | | VDD = 3.0 V, V5 - VDD = -11.0 V | — | 13 | 22 | | |
| | | VDD = 5.0 V, V5 - VDD = -8.0 V | — | 11 | 19 | | |
| | | VDD = 3.0 V, V5 - VDD = -8.0 V | — | 9 | 15 | | |
| S1D15607**** | - | VDD = 5.0 V, V5 - VDD = -8.0 V | — | 8 | 13 |] | |
| | | VDD = 3.0 V, V5 - VDD = -8.0 V | — | 7 | 12 | | |
| S1D15608****/ | | VDD = 5.0 V, V5 - VDD = -8.0 V | — | 12 | 20 |] | |
| S1D15609**** | | VDD = 3.0 V, V5 - VDD = -8.0 V | — | 10 | 17 | | |

Table 20 Display Pattern OFF

Table 21 Display Pattern Checker

Ta = 25°C

| Itom | Symbol | Condition | | Rating | | Unite | Notos |
|---------------|---------|---------------------------------|------|--------|------|-------|-------|
| nem | Symbol | Condition | Min. | Тур. | Max. | Units | NOLES |
| S1D15605**** | IDD (1) | VDD = 5.0 V, V5 - VDD = -11.0 V | | 23 | 38 | μA | *11 |
| | | VDD = 3.0 V, V5 - VDD = -11.0 V | | 21 | 35 | | |
| S1D15606**** | | VDD = 3.0 V, V5 - VDD = -11.0 V | — | 17 | 29 | | |
| | | VDD = 5.0 V, V5 - VDD = -8.0 V | — | 14 | 24 | | |
| | | VDD = 3.0 V, V5 - VDD = -8.0 V | — | 12 | 20 | | |
| S1D15607**** | | VDD = 5.0 V, V5 - VDD = -8.0 V | | 11 | 18 | | |
| | | VDD = 3.0 V, V5 - VDD = -8.0 V | | 10 | 17 | | |
| S1D15608****/ | | VDD = 5.0 V, V5 - VDD = -8.0 V | | 15 | 25 | | |
| S1D15609**** | | VDD = 3.0 V, V5 - VDD = -8.0 V | _ | 13 | 22 | | |

• Dynamic Consumption Current (2), During Display, with the Internal Power Supply ON The values of curret consumed in all the IC including internal power supply circuit.

| Table 22 | Display Pattern OFF |
|----------|----------------------------|
|----------|----------------------------|

Ta = 25°C

| Itom | Symbol | Condition | | I | Rating | 9 | Unite | Notos |
|---------------|---------|--------------------------------------|-----------------|------|--------|------|-------|-------|
| nem | Symbol | Condition | | Min. | Тур. | Max. | Units | NOLES |
| S1D15605**** | Idd (2) | VDD = 5.0 V, Triple step-up voltage. | Normal Mode | — | 67 | 112 | μΑ | *12 |
| | | $V_5 - V_{DD} = -11.0 V$ | High-Power Mode | — | 114 | 190 | | |
| | | VDD = 3.0 V, Quad step-up voltage. | Normal Mode | — | 81 | 135 | | |
| | | $V_5 - V_{DD} = -11.0 V$ | High-Power Mode | — | 138 | 230 | | |
| S1D15606**** | | VDD = 5.0 V, Double step-up voltage. | Normal Mode | — | 35 | 59 | | |
| | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 64 | 107 | | |
| | | VDD = 3.0 V, Triple step-up voltage. | Normal Mode | — | 43 | 72 | | |
| | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 84 | 140 | | |
| | | VDD = 3.0 V, Quad step-up voltage. | Normal Mode | — | 72 | 121 | | |
| | | $V_5 - V_{DD} = -11.0 V$ | High-Power Mode | — | 128 | 214 | | |
| S1D15607**** | | VDD = 5.0 V, Double step-up voltage. | Normal Mode | — | 26 | 44 | | |
| | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 60 | 100 | | |
| | | VDD = 3.0 V, Triple step-up voltage. | Normal Mode | — | 29 | 49 | | |
| | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 73 | 122 | | |
| S1D15608****/ | | VDD = 5.0 V, Double step-up voltage. | Normal Mode | — | 37 | 62 | | |
| S1D15609**** | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 67 | 112 | | |
| | | VDD = 3.0 V, Triple step-up voltage. | Normal Mode | | 46 | 77 | | |
| | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 87 | 145 | | |

| | | | | | | | Ta = | 25°C |
|---------------|--------------------------------------|--------------------------------------|-----------------|------|--------|------|-------|-------|
| ltom | Symbol | Condition | | | Rating | 9 | Unito | Notoo |
| nem | Symbol | Condition | | Min. | Тур. | Max. | Units | notes |
| S1D15605**** | IDD (2) | VDD = 5.0 V, Triple step-up voltage. | Normal Mode | — | 81 | 135 | μA | *12 |
| | | $V_5 - V_{DD} = -11.0 V$ | High-Power Mode | | 127 | 212 |] | |
| | | VDD = 3.0 V, Quad step-up voltage. | Normal Mode | _ | 96 | 160 |] | |
| | | $V_5 - V_{DD} = -11.0 V$ | High-Power Mode | — | 153 | 255 |] | |
| S1D15606**** | | VDD = 5.0 V, Double step-up voltage. | Normal Mode | | 41 | 69 |] | |
| | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 71 | 119 | | |
| | VDD = 3.0 V, Triple step-up voltage. | Normal Mode | — | 51 | 85 | | | |
| | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 92 | 154 | | |
| | | VDD = 3.0 V, Quad step-up voltage. | Normal Mode | — | 85 | 142 |] | |
| | | $V_5 - V_{DD} = -11.0 V$ | High-Power Mode | — | 142 | 237 | | |
| S1D15607**** | | VDD = 5.0 V, Double step-up voltage. | Normal Mode | — | 32 | 53 | | |
| | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 62 | 103 | | |
| | | VDD = 3.0 V, Triple step-up voltage. | Normal Mode | — | 44 | 73 | | |
| | | $V_5 - VDD = -8.0 V$ | High-Power Mode | — | 89 | 148 | | |
| S1D15608****/ | | VDD = 5.0 V, Double step-up voltage. | Normal Mode | — | 44 | 74 | | |
| S1D15609***** | | V5 - VDD = -8.0 V | High-Power Mode | — | 74 | 127 | | |
| | | VDD = 3.0 V, Triple step-up voltage. | Normal Mode | — | 54 | 90 | | |
| | | $V_5 - V_{DD} = -8.0 V$ | High-Power Mode | — | 95 | 159 | | |

| Table 23 | Display Pattern | Checker |
|----------|-----------------|---------|
|----------|-----------------|---------|

• Consumption Current at Time of Power Saver Mode, Vss = 0 V, $VDD = 3.0 V \pm 10\%$

Table 24

Ta = 25°C

| Itom | Symbol | hal Condition | | Rating | | | Notos |
|---|--------|---------------|------|--------|------|-------|-------|
| item | Symbol | Condition | Min. | Тур. | Max. | Units | notes |
| Sleep mode S1D15605***** | IDDS1 | — | | 0.01 | 5 | μΑ | |
| Standby Mode S1D15605***** | IDDS2 | — | | 4 | 8 | μA | |
| Sleep mode S1D15606***** | IDDS1 | — | | 0.01 | 5 | μA | |
| Standby Mode S1D15606***** | IDDS2 | _ | | 4 | 8 | μA | |
| Sleep mode S1D15607***** | IDDS1 | _ | | 0.01 | 5 | μA | |
| Standby Mode S1D15607***** | IDDS2 | _ | | 3 | 6 | μA | |
| Sleep mode S1D15608*****/ S1D15609***** | IDDS1 | _ | | 0.01 | 5 | μA | |
| Standby Mode S1D15608****/ S1D15609***** | IDDS2 | | | 4 | 8 | μA | |

TBD: To Be Determined

Reference Data 1

• Dynamic Consumption Current (1) During LCD Display Using an External Power Supply



Figure 31



Figure 32
S1D15605 Series

Reference Data 2

• Dynamic Consumption Current (2) During LCD display using the internal power supply



Reference Data 3

• Dynamic Consumption Current (3) During access



Figure 35

Reference Data 4



• Operating voltage range of Vss and V5 systems

• The Relationship Between Oscillator Frequency fosc, Display Clock Frequency fCL and the Liquid Crystal Frame Rate Frequency fFR

| | Item | fc∟ | fFR |
|--------------|--|----------------------|--------------------------|
| S1D15605**** | When the internal oscillator circuit is used | fosc | fosc |
| | | 4 | $\overline{4 \times 65}$ |
| | When the internal oscillator circuit is not used | External input (fcL) | fc∟ |
| | | | 260 |
| S1D15606**** | When the internal oscillator circuit is used | fosc | fosc |
| | | 8 | $\overline{8 \times 49}$ |
| | When the internal oscillator circuit is not used | External input (fcL) | fc∟ |
| | | | 196 |
| S1D15607**** | When the internal oscillator circuit is used | fosc | fosc |
| | | 8 | 8×33 |
| | When the internal oscillator circuit is not used | External input (fcL) | fc∟ |
| | | | 264 |
| S1D15608**** | When the internal oscillator circuit is used | fosc | fosc |
| | | 8 | $\overline{8 \times 55}$ |
| | When the internal oscillator circuit is not used | External input (fcL) | fc∟ |
| | | | 220 |
| S1D15609**** | When the internal oscillator circuit is used | fosc | fosc |
| | | 8 | $\overline{8 \times 53}$ |
| | When the internal oscillator circuit is not used | External input (fcL) | fcL |
| | | | 212 |

Table 25

(fFR is the liquid crystal alternating current period, and <u>not</u> the FR signal period.)

References for items market with *

- *1 While a broad range of operating voltages is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage while the MPU is being accessed.
- *2 The operating voltage range for the VDD system and the V5 system is as shown in Figure 36. This applies when the external power supply is being used.
- *3 The A0, D0 to D5, D6 (SCL), D7 (SI), \overline{RD} (E), \overline{WR} (R/ \overline{W}), $\overline{CS1}$, CS2, CLS, CL, FR, M/S, C86, P/S, \overline{DOF} , RES, IRS, and HPM terminals.
- *4 The D0 to D7, FR, FRS, DOF, and CL terminals.
- *5 The A0, RD (E), WR (R/W), CS1, CS2, CLS, M/S, C86, P/S, RES, IRS, and HPM terminals.
- *6 Applies when the D0 to D5, D6 (SCL), D7 (SI), CL, FR, and DOF terminals are in a high impedance state.
 *7 These are the resistance values for when a 0.1 V voltage is applied between the output terminal SEGn or COMn and the various power supply terminals (V1, V2, V3, and V4). These are specified for the operating
- column and the various power supply terminals (V1, V2, V3, and V4). These are specified for the operating voltage (3) range. RON = $0.1 \text{ V}/\Delta \text{ I}$ (Where $\Delta \text{ I}$ is the current that flows when 0.1 V is applied while the power supply is ON.)
- $RON = 0.1 V/\Delta I$ (Where ΔI is the current that flows when 0.1 V is applied while the power supply is ON. *8 See Table 9-7 for the relationship between the oscillator frequency and the frame rate frequency.
- *8 See Table 9-7 for the relationship between the oscillator frequency and the frame rate frequency. *9 The V5 voltage regulator circuit regulates within the operating voltage range of the voltage follower.
- *10 This is the internal voltage reference supply for the V5 voltage regulator circuit. In the S1D15605/S1D15606/S1D15607 chips, the temperature range can come in three types as VREG options: (1) approximately–0.05%/°C, (2) –0.2%/°C, and (3) external input.
- *11, 12 It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on.

The S1D15605 is 1/9 biased, S1D15606/S1D15608/S1D15609 is 1/8 biased and S1D15607 is 1/6 biased. Does not include the current due to the LCD panel capacity and wiring capacity. Applicable only when there is no access from the MPU.

*12 It is the value on a model having the VREG option temperature gradient is -0.05%/°C when the V5 voltage regulator internal resistor is used.

11. TIMING CHARACTERISTICS

(1) System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)



Table 26

| | | | (VDD = 4 | .5 V to 5.5 | V, Ta = -4 | 0 to 85°C) |
|-------------------------------|----------|---------------|-------------|-------------|------------|-------------|
| Itom | Signal | Symbol | Condition | Rat | ing | Unite |
| item | Signal | Symbol | Condition | Min. | Max. | Units |
| Address hold time | A0 | tанв | | 0 | — | ns |
| Address setup time | | taw8 | | 0 | — | ns |
| System cycle time | A0 | tCYC8 | | 166 | — | ns |
| Control LOW pulse width (WR) | WR | tccLw | | 30 | | ns |
| Control LOW pulse width (RD) | RD | t CCLR | | 70 | | ns |
| Control HIGH pulse width (WR) | WR | t CCHW | | 30 | — | ns |
| Control HIGH pulse width (RD) | RD | t CCHR | | 30 | — | ns |
| Data setup time | D0 to D7 | tDS8 | | 30 | _ | ns |
| Address hold time | | tdh8 | | 10 | | ns |
| RD access time | | tACC8 | CL = 100 pF | | 70 | ns |
| Output disable time | | toн8 | | 5 | 50 | ns |

Table 27

| | | 1 doi | (VDD = 2. | .7 V to 4.5 | V, Ta = -4 | 0 to 85°C) |
|-------------------------------|----------|---------------|-------------|-------------|------------|------------|
| ltom | Signal | Symbol | Condition | Rating | | Unite |
| ICCIII | Signal | Symbol | Condition | Min. | Max. | Units |
| Address hold time | A0 | tah8 | | 0 | — | ns |
| Address setup time | | taw8 | | 0 | — | ns |
| System cycle time | A0 | tCYC8 | | 300 | _ | ns |
| Control LOW pulse width (WR) | WR | tccLw | | 60 | _ | ns |
| Control LOW pulse width (RD) | RD | t CCLR | | 120 | — | ns |
| Control HIGH pulse width (WR) | WR | t CCHW | | 60 | — | ns |
| Control HIGH pulse width (RD) | RD | t CCHR | | 60 | — | ns |
| Data setup time | D0 to D7 | tDS8 | | 40 | _ | ns |
| Address hold time | | tdh8 | | 15 | | ns |
| RD access time | | tACC8 | CL = 100 pF | | 140 | ns |
| Output disable time | | toн8 | | 10 | 100 | ns |

Table 28

| | | | (VDD = 1 | .8 V to 2.7 | V, Ta = -4 | 0 to 85°C) |
|-------------------------------|----------|---------------|-------------|-------------|------------|-------------|
| Itom | Signal | Symbol | Condition | Rat | ting | Unite |
| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| Address hold time | A0 | tah8 | | 0 | | ns |
| Address setup time | | t AW8 | | 0 | | ns |
| System cycle time | A0 | tCYC8 | | 1000 | — | ns |
| Control LOW pulse width (WR) | WR | tcclw | | 120 | _ | ns |
| Control LOW pulse width (RD) | RD | t CCLR | | 240 | | ns |
| Control HIGH pulse width (WR) | WR | tсснw | | 120 | | ns |
| Control HIGH pulse width (RD) | RD | t CCHR | | 120 | | ns |
| Data setup time | D0 to D7 | tDS8 | | 80 | _ | ns |
| Address hold time | | tdh8 | | 30 | — | ns |
| RD access time | | tACC8 | CL = 100 pF | | 280 | ns |
| Output disable time | | tонв | | 10 | 200 | ns |

This is in the case of making the access by \overline{WR} and \overline{RD} , setting the $\overline{CS1}$ =LOW. This is the case of making the accese by $\overline{CS1}$, setting the WR, \overline{RD} =LOW. *1

*2

*3 The rise and fall times (tr and tr) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for $(t_r + t_f) \le (t_{CYC8}-t_{CCLR}-t_{CCHR})$.

All timings are specified based on the 20 and 80% of VDD. *4

tccLW and tccLR are specified for the overlap period when $\overline{CS1}$ is at LOW (CS2=HIGH) level and *5 WR, RD are at the LOW level.



(2) System Bus Read/Write Characteristics 2 (6800 Series MPU)

Figure 38

| Tabl | е | 29 |
|------|---|----|
|------|---|----|

| (| ν- - | 45V | to 5 | 5 V | Ta = | -40 t | o 85º | °C ' | ۱ |
|---|---------|-------|-------|-----|-------|-------|-------|----------|---|
| | VDD — | T.O V | 10 0. | υv, | 1 a – | -το ι | 0.00 | <u> </u> | / |

| Itom | | Signal Symbol | Condition | Rating | | Unite | | |
|---|---------------|---------------|----------------|-------------|----------|----------|----------|--|
| nem | | Signai | Symbol | Condition | Min. | Max. | Units | |
| Address hold time Address setup time | | A0 | tah6 taw6 | | 0 0 | _ | ns ns | |
| System cycle time | | A0 | tcyc6 | | 166 | | ns | |
| Data setup time Data hold time | | D0 to D7 | tDS6 tDH6 | | 30 10 | _ | ns ns | |
| Access time Output disable time | | | tacc6 toн6 | CL = 100 pF | 10 | 70 50 | ns ns | |
| Enable HIGH pulse time | Read Write | E | tewhr tewhw | | 70 30 | _ | ns ns | |
| Enable LOW pulse time | Read Write | E | tewlr tewlw | | 30 30 | | ns ns | |

| | | | | (VDD = 2. | .7 V to 4.5 | V, Ta = -4 | 0 to 85°C) |
|---------------------|-------|------------|---------------|-------------|-------------|------------|------------|
| Itom | | Signal Sym | Symbol | Condition | Rat | ing | Unite |
| item | | Signal | Symbol | Condition | Min. | Max. | Units |
| Address hold time | | A0 | tah6 | | 0 | _ | ns |
| Address setup time | | | taw6 | | 0 | — | ns |
| System cycle time | | A0 | tCYC6 | | 300 | _ | ns |
| Data setup time | | D0 to D7 | tDS6 | | 40 | _ | ns |
| Data hold time | | | tdh6 | | 15 | — | ns |
| Access time | | | tacc6 | CL = 100 pF | _ | 140 | ns |
| Output disable time | | | t он6 | | 10 | 100 | ns |
| Enable HIGH pulse | Read | Е | tewhr | | 120 | _ | ns |
| time | Write | | t EWHW | | 60 | — | ns |
| Enable LOW pulse | Read | E | tewlr | | 60 | | ns |
| time | Write | | t EWLW | | 60 | — | ns |

Table 30

Table 31

| | | | | (VDD = 1 | .8 V to 2.7 | V, Ta = -4 | 0 to 85°C) |
|---------------------|-------|----------|---------------|-------------|-------------|------------|-------------|
| Itom | | Signal | Symbol | Condition | Rat | ting | Unite |
| nem | | Signal | Symbol | Condition | Min. | Max. | Units |
| Address hold time | | A0 | tah6 | | 0 | — | ns |
| Address setup time | | | taw6 | | 0 | — | ns |
| System cycle time | | A0 | tCYC6 | | 1000 | | ns |
| Data setup time | | D0 to D7 | tDS6 | | 80 | _ | ns |
| Data hold time | | | tdh6 | | 30 | — | ns |
| Access time | | | tACC6 | CL = 100 pF | | 280 | ns |
| Output disable time | | | tон6 | | 10 | 200 | ns |
| Enable HIGH pulse | Read | E | tewhr | | 240 | _ | ns |
| time | Write | | t ewhw | | 120 | — | ns |
| Enable LOW pulse | Read | E | t EWLR | | 120 | _ | ns |
| time | Write | | tewlw | | 120 | — | ns |

This is in the case of making the access by E, setting the $\overline{CS1}$ =LOW. This is the case of making the accese by $\overline{CS1}$,setting the E=HIGH. *1

*2

*3 The rise and fall times ((tr and tr) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for $(tr + tf) \le (tCYC6-tEWLW-tEWHW)$ or $(tr + tf) \le$ (tcyc6-tewlR-tewHR).

*4 All timings are specified based on the 20 and 80% of VDD.

tewLw and tewLR are specified for the overlap period when CS1 is at LOW (CS2=HIGH) level and E *5 is at the HIGH level.

(3) The Serial Interface



Figure 39

Table 32

 $(VDD = 4.5 V \text{ to } 5.5 V, Ta = -40 \text{ to } 85^{\circ}C)$

| Itom | Signal Symbol | Condition | Rating | | Unite | |
|----------------------|---------------|--------------|-----------|------|-------|-------|
| nem | Signal | Symbol | Condition | Min. | Max. | Units |
| Serial Clock Period | SCL | tscyc | | 200 | | ns |
| SCL HIGH pulse width | | t SHW | | 75 | | ns |
| SCL LOW pulse width | | tslw | | 75 | — | ns |
| Address setup time | A0 | tsas | | 50 | _ | ns |
| Address hold time | | t SAH | | 100 | — | ns |
| Data setup time | SI | tsps | | 50 | _ | ns |
| Data hold time | | t SDH | | 50 | — | ns |
| CS-SCL time | CS | tcss | | 100 | _ | ns |
| | | tcsн | | 100 | — | ns |

Table 33

(VDD = 2.7 V to 4.5 V, Ta = -40 to $85^{\circ}C$)

| Itom | Signal Symbol | Condition | Rating | | Unite | |
|----------------------|---------------|--------------|-----------|------|-------|-------|
| nem | | Symbol | Condition | Min. | Max. | Units |
| Serial Clock Period | SCL | tscyc | | 250 | _ | ns |
| SCL HIGH pulse width | | tsнw | | 100 | — | ns |
| SCL LOW pulse width | | tslw | | 100 | — | ns |
| Address setup time | A0 | tsas | | 150 | _ | ns |
| Address hold time | | t SAH | | 150 | _ | ns |
| Data setup time | SI | tsds | | 100 | — | ns |
| Data hold time | | t SDH | | 100 | — | ns |
| CS-SCL time | CS | tcss | | 150 | | ns |
| | | tcsн | | 150 | — | ns |

Table 34

| ltom | Signal | Symbol | Condition | Rat | ing | Units |
|----------------------|--------|--------------|-----------|------|------|-------|
| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| Serial Clock Period | SCL | tscyc | | 400 | _ | ns |
| SCL HIGH pulse width | | tsнw | | 150 | — | ns |
| SCL LOW pulse width | | tslw | | 150 | — | ns |
| Address setup time | AO | tsas | | 250 | _ | ns |
| Address hold time | | t SAH | | 250 | — | ns |
| Data setup time | SI | tsds | | 150 | _ | ns |
| Data hold time | | tsdн | | 150 | — | ns |
| CS-SCL time | CS | tcss | | 250 | _ | ns |
| | | tcsн | | 250 | — | ns |

*1 The input signal rise and fall time (tr, tr) are specified at 15 ns or less.
*2 All timing is specified using 20% and 80% of VDD as the standard.

(4) Display Control Output Timing





Table 35

| | | • | (VE | D = 4.5 V | ′ to 5.5 V, | Ta = -40 |) to 85°C) |
|---------------|--------|--------------|------------|-----------|-------------|----------|------------|
| Itom | Signal | Symbol | Condition | | Unite | | |
| nem | Signal | Symbol | Condition | Min. | Тур. | Max. | Units |
| FR delay time | FR | t dfr | CL = 50 pF | — | 10 | 40 | ns |

Table 36

 $(VDD = 2.7 V \text{ to } 4.5 V, Ta = -40 \text{ to } 85^{\circ}C)$

| Item Signal Symbol Condition | | Condition | | Unite | | | |
|------------------------------|--------|--------------|------------|-------|------|------|-------|
| nem | Signal | Symbol | Condition | Min. | Тур. | Max. | Units |
| FR delay time | FR | t DFR | CL = 50 pF | | 20 | 80 | ns |

Table 37

| | | - | (Vc | D = 1.8 V | ′ to 2.7 V, | Ta = -40 | to 85°C) |
|---------------|--------|-------------------------|------------|-----------|-------------|----------|----------|
| Itom | Signal | Symbol | Condition | | Rating | | Unite |
| цеш | Signal | Signal Symbol Condition | | Min. | Тур. | Max. | Units |
| FR delay time | FR | t DFR | CL = 50 pF | _ | 50 | 200 | ns |

*1 Valid only when the master mode is selected.*2 All timing is based on 20% and 80% of VDD.

Reset Timing





Table 38

| | | | (Vc | D = 4.5 V | ′ to 5.5 V, | Ta = -40 |) to 85°C) | |
|-----------------------|--------|--------|-----------|-----------|-------------|----------|------------|--|
| Itom | Signal | Symbol | Condition | | Unite | | | |
| Item | Signal | Symbol | Condition | Min. | Тур. | Max. | Units | |
| Reset time | | tr | | | — | 0.5 | μs | |
| Reset LOW pulse width | RES | trw | | 0.5 | — | — | μs | |

Table 39

 $(VDD = 2.7 V \text{ to } 4.5 V, Ta = -40 \text{ to } 85^{\circ}C)$

| Itom | Signal | Symbol | Condition | | Unite | | |
|-----------------------|--------|--------|-----------|------|-------|------|-------|
| nem | Signal | Symbol | Condition | Min. | Тур. | Max. | Units |
| Reset time | | tr | | | | 1 | μs |
| Reset LOW pulse width | RES | trw | | 1 | _ | _ | μs |

| | | | (Vc | D = 1.8 V | ′ to 2.7 V, | Ta = -40 |) to 85°C) |
|-----------------------|--------|--------|-----------|-----------|-------------|----------|------------|
| Itom | Signal | Symbol | Condition | | Unite | | |
| nem | Signal | Symbol | Condition | Min. | Тур. | Max. | Units |
| Reset time | | tr | | | — | 1.5 | μs |
| Reset LOW pulse width | RES | trw | | 1.5 | _ | _ | μs |

Table 40

*1 All timing is specified with 20% and 80% of VDD as the standard.

12. THE MPU INTERFACE (REFERENCE EXAMPLES)

The S1D15605 Series can be connected to either 80×86 Series MPUs or to 6800 Series MPUs. Moreover, using the serial interface it is possible to operate the S1D15605 series chips with fewer signal lines.

The display area can be enlarged by using multiple S1D15605 Series chips. When this is done, the chip select signal can be used to select the individual ICs to access.

(1) 8080 Series MPUs





(2) 6800 Series MPUs



Figure 42-2

(3) Using the Serial Interface



Figure 42-3

13. CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLE)

The liquid crystal display area can be enlarged with ease through the use of multiple S1D15605 Series chips. Use a same equipment type.

(1) S1D15605 (master) \leftrightarrow S1D15605 (slave)



Figure 43

14. CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLES)

The liquid crystal display area can be enlarged with ease through the use of multiple S1D15605 Series chips. Use a same equipment type, in the composition of these chips.

(1) Single-chip Structure



Figure 44-1

(2) Double-chip Structure, #1



Figure 44-2

15. A SAMPLE TCP PIN ASSIGNMENT

S1D15605T00B* TCP Pin Layout

Note: The following does not specify dimensions of the TCP pins.



16. EXTERNAL VIEW OF TCP PINS



9. S1D15700 Series

Contents

| 1. | DESCRIPTION | . 9-1 |
|-----|----------------------------|-------|
| 2. | FEATURES | . 9-1 |
| 3. | PAD | .9-1 |
| 4. | PIN DESCRIPTION | .9-4 |
| 5. | BLOCK DIAGRAM | . 9-5 |
| 6. | FUNCTION DESCRIPTION | . 9-6 |
| 7. | ABSOLUTE MAXIMUM RATINGS | 9-10 |
| 8. | ELECTRICAL CHARACTERISTICS | 9-11 |
| 9. | LCD DRIVER POWER SUPPLY | 9-14 |
| 10. | EXAMPLE OF APPLICATION | 9-15 |

1. DESCRIPTION

The S1D15700 is an 80 output segment (column) driver with an internal display RAM. This drive is suitable for driving a dot matrix LCD panel; from a mid-range capacity dot matrix LCD panel to a CGA class dot matrix LCD panel. This device is used with the S1D16305.

The display data is stored in the internal display RAM and an LCD panel drive signal is generated. As a result, this device allows configuration of an ultra low power display system since the display data is not transferred unless the display is changed.

In addition, the logic power is low voltage; a wide range of applications is possible.

2. FEATURES

- Display duty cycle: 1/64 1/200
- LCD driver output: 80 out
- Internal display RAM: 200×80 bits
- Slim chip
- Ultra low power consumption
- Power
 VDD VSS
 2.7 V to 5.5 V

 VDD VEE
 8.0 V to 20 V
- High speed and low power date transfer by the 4-bit bus enables chain method
- Non-bias display off function
- Output shift direction-pin selection
- Adjustable LCD power offset bias for VDD level
- Package Chip S1D15700D00A* (Al-pad chip) S1D15700D00B* (Au-bump chip)

3. PAD Pad Layout



S1D15700 Pad Center Coordinates (Al-pad)

Unit: µm

| PAD No | PIN Name | x | Y | PAD No | PIN Name | x | Y | | PAD No | PIN Name | x | Y |
|-----------|-------------|-------|----------|-----------|-------------|-------|-------|---|-----------|-------------|------|-------|
| 1 | X 75 | 3640 | 1595 | 41 | X 16 | -3862 | -78 | | 81 | X 56 | 3645 | -1595 |
| 2 | X 76 | 3432 | | 42 | X 17 | | -248 | | 82 | X 57 | 3862 | -1438 |
| 3 | X 77 | 3224 | | 43 | X 18 | | -418 | | 83 | X 58 | | -1268 |
| 4 | X 78 | 3016 | | 44 | X 19 | | -588 | | 84 | X 59 | | -1098 |
| 5 | X 79 | 2808 | | 45 | X 20 | | -758 | | 85 | X 60 | | -928 |
| 6 | X 80 | 2600 | | 46 | X 21 | | -928 | | 86 | X 61 | | -758 |
| 7 | EIO2 | 2340 | | 47 | X 22 | | -1098 | | 87 | X 62 | | -588 |
| 8 | Vdd | 2080 | | 48 | X 23 | | -1268 | | 88 | X 63 | | -418 |
| 9 | SHL | 1820 | | 49 | X 24 | ♥ | -1438 | | 89 | X 64 | | -248 |
| 10 | Do | 1560 | | 50 | X 25 | -3641 | -1595 | | 90 | X 65 | | -78 |
| 11 | D1 | 1300 | | 51 | X 26 | -3406 | | | 91 | X 66 | | 92 |
| 12 | D2 | 1040 | | 52 | X 27 | -3171 | | | 92 | X 67 | | 262 |
| 13 | D3 | 780 | | 53 | X 28 | -2936 | | | 93 | X 68 | | 432 |
| 14 | YD | 520 | | 54 | X 29 | -2701 | | | 94 | X 69 | | 602 |
| 15 | Vee | 260 | | 55 | X 30 | -2466 | | | 95 | X 70 | | 772 |
| 16 | V5 | 0 | | 56 | X 31 | -2231 | | | 96 | X 71 | | 942 |
| 17 | V3 | -260 | | 57 | X 32 | -1996 | | | 97 | X 72 | | 1112 |
| 18 | V2 | -520 | | 58 | X 33 | -1761 | | | 98 | X 73 | | 1282 |
| 19 | Vo | -780 | | 59 | X 34 | -1526 | | | 99 | X 74 | V | 1452 |
| 20 | FR | -1040 | | 60 | X 35 | -1291 | | | | | | |
| 21 | XSCL | -1300 | | 61 | X 36 | -1056 | | | | | | |
| 22 | DOFF | -1560 | | 62 | X 37 | -821 | | | | | | |
| 23 | LP | -1820 | | 63 | X 38 | -586 | | | | | | |
| 24 | Vss | -2080 | | 64 | X 39 | -351 | | | | | | |
| 25 | EIO1 | -2340 | | 65 | X 40 | -116 | | | | | | |
| 26 | X 1 | -2600 | | 66 | X 41 | 119 | | | | | | |
| 27 | X 2 | -2808 | | 67 | X 42 | 354 | | | | | | |
| 28 | X 3 | -3016 | | 68 | X 43 | 589 | | | | | | |
| 29 | X 4 | -3224 | | 69 | X 44 | 824 | | | | | | |
| 30 | X 5 | -3432 | | 70 | X 45 | 1059 | | | | | | |
| 31 | X6 | -3640 | V | 71 | X 46 | 1294 | | | | | | |
| 32 | X / | -3862 | 1452 | 72 | X 47 | 1530 | | | | | | |
| 33 | X 8 | | 1282 | 73 | X 48 | 1/65 | | | | | | |
| 34 | X 9 | | 1112 | 74 | X 49 | 2000 | | | | | | |
| 35 | X 10 | | 942 | 75 | X 50 | 2235 | | | | | | |
| 36 | X 11 | | 112 | /6 | X 51 | 2470 | | | | | | |
| 3/ | X 12 | | 602 | | X 52 | 2705 | | | | | | |
| 38 | X 13 | | 432 | /8 | X 53 | 2940 | | | | | | |
| 39 | X 14 | | 262 | /9 | X 54 | 31/5 | ↓ | | | | | |
| 40 | X 15 | • | 92 | 80 | X 55 | 3410 | | J | | | | |

Unit: µm

Y

-1601

-1438 -1268 -1098 -928 -758 -588 -418 -248 -78 92 262 432 602 772 942 1112 1282 1452

(Au-bump) Unit: µm

| PAD No | PIN Name | x | Y | PAD No | PIN Name | x | Y | PAD No | PIN Name | x |
|-----------|-------------|-------|------|-----------|-------------|-------|-------|-----------|-------------|------|
| 1 | X 75 | 3640 | 1601 | 41 | X 16 | -3868 | -78 | 81 | X 56 | 3645 |
| 2 | X 76 | 3432 | ↑ | 42 | X 17 | ↑ | -248 | 82 | X 57 | 3868 |
| 3 | X 77 | 3224 | | 43 | X 18 | | -418 | 83 | X 58 | ↑ |
| 4 | X 78 | 3016 | | 44 | X 19 | | -588 | 84 | X 59 | |
| 5 | X 79 | 2808 | | 45 | X 20 | | -758 | 85 | X 60 | |
| 6 | X 80 | 2600 | | 46 | X 21 | | -928 | 86 | X 61 | |
| 7 | EIO2 | 2340 | | 47 | X 22 | | -1098 | 87 | X 62 | |
| 8 | Vdd | 2080 | | 48 | X 23 | | -1268 | 88 | X 63 | |
| 9 | SHL | 1820 | | 49 | X 24 | | -1438 | 89 | X 64 | |
| 10 | Do | 1560 | | 50 | X 25 | -3641 | -1601 | 90 | X 65 | |
| 11 | D1 | 1300 | | 51 | X 26 | -3406 | ↑ | 91 | X 66 | |
| 12 | D2 | 1040 | | 52 | X 27 | -3171 | | 92 | X 67 | |
| 13 | D3 | 780 | | 53 | X 28 | -2936 | | 93 | X 68 | |
| 14 | YD | 520 | | 54 | X 29 | -2701 | | 94 | X 69 | |
| 15 | Vee | 260 | | 55 | X 30 | -2466 | | 95 | X 70 | |
| 16 | V5 | 0 | | 56 | X 31 | -2231 | | 96 | X 71 | |
| 17 | V3 | -260 | | 57 | X 32 | -1996 | | 97 | X 72 | |
| 18 | V2 | -520 | | 58 | X 33 | -1761 | | 98 | X 73 | |
| 19 | Vo | -780 | | 59 | X 34 | -1526 | | 99 | X 74 | |
| 20 | FR | -1040 | | 60 | X 35 | -1291 | | | | |
| 21 | XSCL | -1300 | | 61 | X 36 | -1056 | | | | |
| 22 | DOFF | -1560 | | 62 | X 37 | -821 | | | | |
| 23 | LP | -1820 | | 63 | X 38 | -586 | | | | |
| 24 | Vss | -2080 | | 64 | X 39 | -351 | | | | |
| 25 | EIO1 | -2340 | | 65 | X 40 | -116 | | | | |
| 26 | X 1 | -2600 | | 66 | X 41 | 119 | | | | |
| 27 | X 2 | -2808 | | 67 | X 42 | 354 | | | | |
| 28 | X 3 | -3016 | | 68 | X 43 | 589 | | | | |
| 29 | X 4 | -3224 | | 69 | X 44 | 824 | | | | |
| 30 | X 5 | -3432 | | 70 | X 45 | 1059 | | | | |
| 31 | X6 | -3640 | | 71 | X 46 | 1294 | | | | |
| 32 | X / | -3868 | 1452 | 72 | X 47 | 1530 | | | | |
| 33 | X8 | I I | 1282 | 73 | X 48 | 1765 | | | | |
| 34 | X 9 | | 1112 | 14 | X 49 | 2000 | | | | |
| 35 | X 10 | | 942 | /5 | X 50 | 2235 | | | | |
| 36 | X 11 | | 112 | /6 | X 51 | 2470 | | | | |
| 31 | X 12 | | 602 | | X 52 | 2705 | | | | |
| 38 | X 13 | | 432 | /8 | X 53 | 2940 | | | | |
| 39 | X 14 | | 262 | /9 | X 54 | 31/5 | | | | |
| 40 | X 15 | | 92 | 80 | X 55 | 3410 | | | | |

4. PIN DESCRIPTION

| Pin Name | I/O | Function | No. of Pins | | | | | | |
|-------------------|-----------------|--|----------------|--|--|--|--|--|--|
| X1 – X80 | 0 | LCD drive segment (column) output The output changes with the LP's trailing edge. | 80 | | | | | | |
| D0 – D3 | I | Display data input | 4 | | | | | | |
| XSCL | Ι | Display data shift clock input Reads the display data (D0 – D3) into the data register with a trailing edge. | 1 | | | | | | |
| LP | I/O | Display data latch clock input The display RAM data (specified by the low address shift register) is read into the latch with a leading edge, and the LCD display data is output. For a specified low address, the contents of the write register are written in the display RAM. (At Data transfer mode) Resets the enable control circuit. | 1 | | | | | | |
| EIO1 EIO2 | I/O | able I/O Configured by SHL. Dutput is reset to HIGH by LP input. When the 80 bit display data is read, he output falls to LOW automatically. Fo connect in cascade format, connect these pins to the next level EIO. | | | | | | | |
| SHL | I | Shift direction and input/output select input • If the display data is entered in the input (D3, D2, D1, D0) in the order of (a1, a2, a3, a4) (b1, b2, b3, b4) (t1, t2, t3, t4), the relationship of the display data and the segment output is as given in the table below. SHL Xn (SEG output) EIO 80 79 78 77 76 75 6 5 4 3 2 1 1 2 LOW a1 a2 a3 a4 b1 b2 s3 s4 t1 t2 t3 t4 O I HIGH t4 t3 t2 t1 s4 s3 b2 b1 a4 a3 a2 a1 I O | 1 | | | | | | |
| DOFF | I | Forced blank input In the LOW level, the segment output is forced to the Vo level. The display RAM data is maintained. | 1 | | | | | | |
| FR | I | LCD AC drive signal input | 1 | | | | | | |
| YD | I | Scan start input Rests the low address counter decoder. The number of scanned lines (number of low addresses) for the display RAM is determined by the number of LP pulses, which are input in one YD cycle. | | | | | | | |
| V0, V2, V3, V5 | Power supply | D drive power input $VDD \ge V_0 \ge V_3 \ge V_5 \ge VEE$ | | | | | | | |
| VEE | Power supply | LCD drive power input VDD – VEE | 1 | | | | | | |
| Vdd, Vss | Power supply | Logic power input VDD: connect to the system Vcc pin. Vss: connect to the system GND. | 2 | | | | | | |

5. BLOCK DIAGRAM



6. FUNCTION DESCRIPTION

Enable Shift Register

The order of the display data latched is reversed by the SHL input.

Enable Control and Data Control

If the enable signal is disabled (EIO = HIGH), the internal clock signal and the data bus are fixed to LOW. This is a power-save mode.

To use multiple segment drivers, connect in cascade format the EIO pin of each driver, and connect the EIO pin of the first driver to the "Vss" pin.

The enable control circuit automatically detects when the 80 bit data has been read and automatically transfers the enable signal. As a result, a control signal by a control LSI is not necessary.

Display RAM

This is a static RAM (200×80 bits) that stores the LCD data.

The display RAM data (80 bit) for the low address is read out to the latch with the trailing edge of the LP signal. In addition, with the trailing edge of the LP signal, the contents of the data register is moved to the write register. The contents of the write register are then written in the display RAM area for the low address. The low address is then incremented.

If the XSCL signal does not come in after the trailing edge of the LP signal, the mode is changed to the selfrefresh mode. The write register does not write data in the display RAM and the low address is incremented. The mode is then changed to the read out mode to read the next line.

Low Address Counter Decoder

This selects a line of the display RAM in sequence. This decoder catches the HIGH of the YD signal at the trailing edge of the LP signal, and resets the low address counter. It then initialize the selected address of the display RAM. In a normal operation, the decoder is incremented after the writing operation into the display RAM. (The writing operation is caused by the trailing edge of the LP signal.) In the self-refresh mode, the decoder is incremented without the writing operation into the display RAM.

Data Register

This 80 bit register controls the write operation into the display RAM. The data is written in the display RAM with the trailing edge of the LP signal. In the self-refresh mode, the data is not written in the display RAM.

Control Circuit

The control circuit detects the self-refresh mode, allows the write register to write the data into the display RAM, and controls and low address count signal.

Latch

This reads the 80 bit data for the low address of the display RAM with the trailing edge of the LP signal, and sends the output signal to the level shifter.

Level Shifter

This is the level interface circuit that converts the signal voltage level from VDD - VSS to VDD - VEE (LCD driver power).

LCD Driver

The LCD driver outputs the LCD driver voltage.

The table below shows the relationship between the display signals $(D_3 - D_0)$, LCD AC-drive wave form (FR) and the segment output voltage.

| DOFF | D0 – D3 | FR | X Output Voltage |
|------|---------|------|------------------|
| | HIGH | HIGH | Vo |
| шец | | LOW | V5 |
| поп | LOW | HIGH | V2 |
| | | LOW | V3 |
| LOW | — | — | Vo |

Self-Refresh Function

Setting self-refresh mode

The self-refresh mode functions as follows: if the displayed contents do not change, there is no transfer of the display data from the display controller to the S1D15700. The S1D15700 automatically detects this and powerdown is displayed.

The S1D15700 is set to the self-refresh mode by maintaining the shift clock (XSCLK) in the "L" level for 1 horizontal display period (LP signal cycle) after the row data for 1 line has been input. The S1D15700 checks the mode (whether or not the mode is changed to the selfrefresh mode) every 1 horizontal display period. During 1 horizontal display period in which XSCL stops working, the display data is not written into the S1D15700 display RAM.

To stop XSCL, terminate display data (D0 - D3) transfer from the display controller (because of the power down), and set XSCL to HIGH or LOW. At this time, the display control must periodically send the LP, YD, and FR signals to the S1D15700 the same way as when data is transferred. The S1D15700 inputs these signals, reads the display data periodically from the internal display RAM and refreshes the display.

The display-off function is available in the self-refresh mode.

Canceling self-refresh mode

The self-refresh mode is canceled as follows: The display controller inputs the shift clock (XSCL) into the S1D15700 for one horizontal display period or longer. This should be down with the trailing edge of the LP signal and in the data transfer timing. After the mode is canceled, the line data, which has been sent in the horizontal display period, is written in the display RAM at the time of the next trailing edge of the LP signal. If the S1D15700s are connected in cascade format, the self-refresh modes of all S1D15700s are not canceled unless the appropriate number of the XSCL clocks for the

cascaded S1D15700s are entered.

Timing Diagram





Self-refresh mode timing



7. ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Unit |
|-----------------------|----------------|----------------------|------|
| Supply voltage 1 | Vss | -7.0 to +0.3 | V |
| Supply voltage 2 | Vee | -22.0 to +0.3 | V |
| Supply voltage 3 | V0, V2, V3, V5 | VEE -0.3 to VDD +0.3 | V |
| Input voltage | VI | Vss -0.3 to VDD +0.3 | V |
| Output voltage | Vo | Vss -0.3 to VDD +0.3 | V |
| EIO output current | I01 | 20 | mA |
| Operating temperature | Topr | -40 to +85 | °C |
| Storage temperature 1 | Tstg1 | -65 to +150 | °C |
| Storage temperature 2 | Tstg2 | -55 to +100 | °C |

Notes: 1. All voltages are given relative to VDD = 0 V.

 For storage temperature 1 – Plastic package For storage temperature 2 – TAB mounted

3. Vo, V2, V3, and V5 must satisfy the condition





4. If the logic power is being floated or if the Vss voltage exceeds -2.5 Vdc during LCD power-on, the LSI chips may be damaged permanently. Take care not to damage the chips especially in the system power on/off sequence.

8. ELECTRICAL CHARACTERISTICS DC Characteristics

| Iter | m | Symbol | Condition | | Min | Tyn | Max | Unit | Pin |
|--|---|--------|---|--------------|----------|-------------|----------|------|---|
| Supply vol | tage (1) | Vss | Con | | -5.5 | <u>-</u> 50 | -2.7 | V | Vss |
| Recomme | Recommended VEE Vss = -2.7 to -5.5 V operation voltage | | -20.0 | 0.0 | -8.0 | V | VEE | | |
| Supply vol | upply voltage (2) Vo Recommended value | | Vdd -2.5 | | Vdd | V | Vo | | |
| Supply vol | tage (3) | V2 | Recommende | d value | 2/9 Vee | | | V | V2 |
| Supply vol | tage (4) | V3 | Recommende | d value | | | 7/9 Vee | V | V3 |
| Supply vol | tage (5) | V5 | Recommende | d value | Vee | | Vee +2.5 | V | V5 |
| Input high | voltage | Vih | Vss = -2.7 to | –5.5V | 0.2•Vss | | | V | EIO1, EIO2, |
| Input low v | voltage | Vil | | | | | 0.8•Vss | V | FR, D0 to D3, <u>YD, L</u> P, SHL, DOFF, XSCL |
| Output hig | h voltage | Vон | Vss = -2.7 | Іон = -0.6mA | Vdd -0.4 | | | V | EIO1, EIO2 |
| Output low | v voltage | Vol | to –5.5 V | IoL = 0.6mA | | | Vdd +0.4 | V | |
| Input leakage current | | Ιu | $Vss \le Vin \le Vdd$ | | | | 2.0 | μA | Do to D3, LP, FR, YD, XSCL, SHL, DOFF |
| I/O leakag | e current | Ili/o | $Vss \le Vin \le Vc$ | DD | | | 5.0 | μΑ | EIO1, EIO2 |
| Static current | | lss | V5 = -20.0 to -10.0 V VIH = VDD, VIL = VSS | | | | 25 | μA | Vss |
| On resistance | | Rseg | $\Delta Von = 0.5 V, V_0 = VDD,$ V ₃ = 7/9•Vee, V ₂ = 2/9•Vee Vee = V ₅ = -14.0 V | | | 1.0 | 1.4 | kΩ | X1 to X80 |
| Average current consump- tion (1) | Data transfer mode | Iddt | Vss = -5.0 V, VIH = VDD VIL = Vss, fxscL = 4.0 MHz fLP = 14 kHz, fFR = 70 Hz Checkered pattern, non-burden VDD = V0 = 0V V2 = -4 V V3 = -16 V, VEF = V5 = -20 V | | | 0.3 | 0.8 | mA | VDD |
| | Self- refreshIDDSfxscL = 0 Hz = VssmodeAnother place is same asIDDT item | | | 70 | 200 | μA | | | |
| Average current consumption (2) | | lee | Vss = -5.0 V, V ₀ = 0.0 V V ₂ = -4 V, V ₃ = -16 V IEE = V ₅ = -20.0 V Another place is same as IDDT item | | | 25 | 70 | μΑ | VEE |
| Input capacitance | | Сі | Freq. = 1 MHz, Ta = 25°C Simple substance of CHIP | | | | 8 | pF | Do to D3, LP, FR, YD, XSCL, SHL, DOFF |
| I/O capacitance | | Ci/O | | | | | 15 | pF | EIO1, EIO2 |

VDD = V0 = 0 V, $Vss = -5.0 V \pm 10\%$, $Ta = -40 \text{ to } 85^{\circ}C$



| | | V00 = | $0.0 \text{ v} \pm 1$ | 070, Tu = | 40 IO 00 C |
|---|--------|-----------|-----------------------|-----------|------------|
| Item | Symbol | Condition | Min. | Max. | Unit |
| XSCL cycle time | tc | | 150 | | ns |
| XSCL high level pulse width | twcн | | 30 | | ns |
| XSCL low level pulse width | twc∟ | | 30 | | ns |
| Data setup time | tos | | 20 | | ns |
| Data hold time | tdн | | 15 | | ns |
| XSCL $\overline{} \rightarrow LP \overline{}$ | tld | | 10 | | ns |
| $LP \ \overline{}} \to XSCL \ \overline{}}$ | tlн | | 70 | | ns |
| LP high level pulse width | twlh | * | 40 | | ns |
| LP low level pulse width | twll | | 600 | | ns |
| FR phase difference | tdf | | -300 | +300 | ns |
| EIO setup time | tsue | | 35 | | ns |
| YD setup time | tyds | | 40 | | ns |
| YD hold time | tүdн | | 40 | | ns |
| Rise/fall time | tr, tr | | | 30 | ns |

Vss = -4.5 V to -2.7 V, Ta = -40 to 85° C

| Item | Symbol | Condition | Min. | Max. | Unit |
|-----------------------------|-------------|-----------|------|------|------|
| XSCL cycle time | tc | | 250 | | ns |
| XSCL high level pulse width | twcн | | 70 | | ns |
| XSCL low level pulse width | twc∟ | | 70 | | ns |
| Data setup time | tos | | 50 | | ns |
| Data hold time | tdн | | 50 | | ns |
| XSCL | tld | | 80 | | ns |
| LP | tlн | | 140 | | ns |
| LP high level pulse width | tw∟н | * | 75 | | ns |
| LP low level pulse width | twll | | 1200 | | ns |
| FR phase difference | t df | | -300 | +300 | ns |
| EIO setup time | tsue | | 50 | | ns |
| YD setup time | tyds | | 80 | | ns |
| YD hold time | tүdh | | 80 | | ns |
| Rise/fall time | tr, tf | | | 30 | ns |

*: Recommended twLH value = tc

Output Timing



| $VDD = -5.0 \pm 10\%$ | $V_{\rm EE} = -8.0 \text{tc}$ | 0-20.0 V | ′, Ta = −40 t | to 85°C |
|-----------------------|--------------------------------|----------|---------------|---------|
|-----------------------|--------------------------------|----------|---------------|---------|

| ltem | Symbol | Condition | | Min. | Max. | Unit |
|---------------------------------------|--------|-------------|--------------|------|------|------|
| EIO reset time | ter | CL = 15 pF | | | 90 | ns |
| EIO output delay time | tdcl | (EIO) | Vss = -2.7 V | | 55 | ns |
| $LP \rightarrow Xn$ output delay time | tlsd | CL = 100 pF | | | 400 | ns |
| $FR \rightarrow Xn$ output delay time | trrsd | | | | 400 | ns |

VDD = -4.5 V to -2.7 V, VEE = -8.0 to -20.0 V, Ta = -40 to $85^{\circ}C$

| | | | , | | , | |
|---------------------------------------|--------|-------------|--------------|------|------|------|
| ltem | Symbol | Condition | | Min. | Max. | Unit |
| EIO reset time | ter | CL = 15 pF | | | 150 | ns |
| EIO output delay time | t DCL | (EIO) | Vss = -2.7 V | | 95 | ns |
| $LP \rightarrow Xn$ output delay time | tlsd | CL = 100 pF | | | 800 | ns |
| $FR \rightarrow Xn$ output delay time | trrsd | | | | 800 | ns |

9. LCD DRIVER POWER SUPPLY

Generating LCD Drive Voltages

To obtain individual voltage levels for LCD driver, register-split the potential between VEE – VDD and drive the LCD with the voltage follower using the operation amplifier. When using an operation amplifier, V0 and VDD, V5 and VEE are separated.

However, if the potential of V0 is lower than VDD potential or V5 is higher than VEE and the potential difference increases, the LCD driver capability decreases. To avoid this, set VDD and V0 or V5 and VEE within 0 V to 2.5 V. If an operation amplifier is not used, connect V0 and VDD, V5 and VEE.

If there are direct resistors on the VEE (VDD) power line, voltage falls in VEE (VDD) at the LSI power pins. This is caused by IDD (IEE) at the time of signal change. As a result, the relationship (VDD \ge V0 \ge V2 \ge V3 \ge V5 \ge VEE) for intermediate potential of LCD can not be maintained and the LSI may be damaged.

To insert a protective resistor, the voltage must be stabilized according to the capacity.

System Power-up

This LSI has high LCD drive voltage. As a result, if the logic power is being floated or if the Vss voltage is kept above -2.5Vdc and high voltage is applied in the LCD driver, the LSI may be damaged because of the excess current.

Until the LCD drive voltage is stabilized, use the display off function $(\overline{\text{DOFF}})$ to set the potential of the LCD drive output to V0 level.

Follow the sequence given below when turning the power on/off.

To turn on the power – Turn on the logic power

- \rightarrow Turn the LCD driver on.
- (On turn them on simultaneously.)

To turn off the power – Turn off the LCD driver

 \rightarrow Turn off the logic power.

(Or turn them off simultaneously.) To avoid excess current, insert the high-speed fuse in series with the LCD power. Select the appropriate value for a protective resistor according to the capacity of a LCD cell.



10. EXAMPLE OF APPLICATION Constitution of LCD



10. S1D15705 Series

Contents

| 1. | DESCRIPTION | |
|-----|---|-------|
| 2. | FEATURES | 10-1 |
| 3. | BLOCK DIAGRAM | 10-3 |
| 4. | PAD | 10-4 |
| 5. | PIN DESCRIPTION | |
| 6. | FUNCTION DESCRIPTION | |
| 7. | COMMAND | |
| 8. | COMMAND SETTING | |
| 9. | ABSOLUTE MAXIMUM RATINGS | |
| 10. | DC CHARACTERISTICS | |
| 11. | MICROPROCESSOR (MPU) INTERFACE: REFERENCE | |
| 12. | CONNECTION BETWEEN LCD DRIVERS: REFERENCE | |
| 13. | LCD PANEL WIRING: REFERENCE | |
| 14. | TCP PIN LAYOUT | 10-73 |
| 15. | TCP DIMENSIONS | |
| 16. | TEMPERATURE SENSOR CIRCUIT | |
| | | |

1. DESCRIPTION

The S1D15705 series is a 1-chip dot matrix liquid crystal driver that can be connected to the bus of a microcomputer. It stores the 8-bit parallel or serial display data sent from the microcomputer in the built-in display data RAM and generates liquid crystal drive signals independently of the microcomputer. Since it incorporates 65×200 bits of the display data RAM and the one-dot pixel of the liquid crystal panel and one bit of the built-in RAM have a one-to-one correspondence, it enables display with the high degree of freedom.

The S1D15705 series incorporates 65 circuits of the common output and 168 circuits of the segment output and can display 65×168 dots (capable of displaying 10 columns × 4 rows of a 16 × 16 dot kanji font) using the single chip. The S1D15707 Series incorporates 33 circuits of the common output and 200 circuits of the segment output and can display 33×200 dots (capable of displaying 12 columns × 2 rows of a 16×16 dot kanji font). The S1D15708 series incorporates 17 circuits of the common output and 200 circuits of the segment output and can display 17×200 dots (capable of displaying 12 columns × 1 rows of a 16×16 dot kanji font). It can also expand the display capacity by using the two chips for the master and slave configuration.

Incorporating an analog temperature sensor circuit, the S1D15705*10** can be used to constitute a system to provide optimum LCD contrast throughout a wide temperature range without need for use of supplementary parts such as the thermistor, under controls of a microcomputer.

Since the read/write operation of the display data RAM does not require external operation clocks, the S1D15705 series can be operated with the minimum current consumption. Since it also incorporates a liquid crystal drive power supply with low current consumption, liquid crystal drive power supply voltage adjusting resistor, and display clock CR oscillator circuit, it can provide a display system for high performance handy equipment with the minimum current consumption and the minimum parts configuration.

2. FEATURES

- Direct display of RAM data using the display data RAM
 - RAM bit data "1" goes on.

"0" goes off (at display normal rotation).

• RAM capacity 65 × 200 = 13,000 bits

- Liquid crystal drive circuit
- The S1D15705 Series 65 circuits for the common output and 168 circuits for the segment output

The S1D15707 Series

33 circuits for the common output and 200 circuits for the segment output

The S1D15708 Series

17 circuits for the common output and 200 circuits for the segment output

- High-speed 8-bit MPU interface (Both the 80 and 68 series MUPs can directly be connected.)/serial interface enabled
- Abundant command functions
- Display Data Read/Write, Display ON/OFF, Display Normal Rotation/Reversal, Page Address Set, Display Start Line Set, column address set, Status Read, Power Supply Save Display All Lighting ON/OFF, LCD Bias Set, Read Modify Write, Segment Driver Direction Select, Electronic Control, V5 Voltage Adjusting Built-in Resistance Ratio Set, Static Indicator, n Line Alternating Current Reversal Drive, Common Output State Selection, and Built-in Oscillator Circuit ON
- Built-in static drive circuit for indicators (One set, blinking speed variable)
- Built-in power supply circuit for low power supply liquid crystal drive Booster circuit (Boosting magnification - double, triple, quadruple, boosting reference power supply external input enabled)
- 3% high accuracy alternating current voltage adjusting circuit (Temperature gradient: -0.05%/°C) Built-in V5 voltage adjusting resistor, built-in V1 to V4 voltage generation split resistors, built-in electronic control function, and voltage follower
- Built-in CR oscillator circuit (external clock input enabled)
- Ultra-low power consumption
- Built-in temperature sensor circuit (S1D15705D10B*)
- Power supplies
 - Logic power supply: VDD VSS = 2.4 to 3.6 V (S1D15705*03**, S1D15707*03**) VDD – VSS = 3.6 to 5.5 V

(S1D15705*00**, S1D15707*00**, S1D15708*00**) Boosting reference power supply: VDD – VSS = 1.8 to 6.0 V

Liquid crystal drive power supply: V5 - VDD = -4.5 to -18.0 V (S1D15705*****) /-4.5 V to -16.0 V (S1D15707*****)/-4.5 V to -10.0 (S1D15708*****)

- Wide operating temperature range -40 to 85°C
- CMOS process
- Shipping form Bare chip, TCP
- No light-resistant and radiation-resistant design are provided.
Series specification

| Product name | Voltage [V] | Duty | Bias | SEG Dr | COM Dr | VREG temperature gradient | Shipping form |
|-----------------|----------------|------|----------|--------|--------|------------------------------|------------------|
| S1D15705D00B* | -3.6 to -5.5 | 1/65 | 1/9, 1/7 | 168 | 65 | −0.05%/°C | Bare chip |
| S1D15705D10B* | -3.6 to -5.5 | 1/65 | 1/9, 1/7 | 168 | 65 | −0.05%/°C | Bare chip |
| S1D15705D03B* | -2.4 to -3.6 | 1/65 | 1/9, 1/7 | 168 | 65 | −0.05%/°C | Bare chip |
| S1D15705T00A* | -3.6 to -5.5 | 1/65 | 1/9, 1/7 | 168 | 65 | −0.05%/°C | TCP |
| S1D15705T03A* | -2.4 to -3.6 | 1/65 | 1/9, 1/7 | 168 | 65 | −0.05%/°C | TCP |
| S1D15707D00B* | -3.6 to -5.5 | 1/33 | 1/6, 1/5 | 200 | 33 | −0.05%/°C | Bare chip |
| S1D15707D03B* | -2.4 to -3.6 | 1/33 | 1/6, 1/5 | 200 | 33 | −0.05%/°C | Bare chip |
| S1D15707T00** | -3.6 to -5.5 | 1/33 | 1/6, 1/5 | 200 | 33 | −0.05%/°C | TCP |
| S1D15707T03** | -2.4 to -3.6 | 1/33 | 1/6, 1/5 | 200 | 33 | −0.05%/°C | TCP |
| S1D15708D00B* | -3.6 to -5.5 | 1/17 | 1/6, 1/5 | 200 | 17 | −0.05%/°C | Bare chip |

Specifications for circuits other than the temperature sensor circuit are the same as those of the S1D15705D00B.

3. BLOCK DIAGRAM

Example : S1D15705*****



4. PAD Pad layout



| | Itom | | Size | | Unit |
|--------------|-------------------|-------|-----------|------|------|
| | nem | Х | | Y | Unit |
| Chip size | | 13.30 | × | 2.81 | mm |
| Chip thickne | SS | | 0.625 | | mm |
| Bump pitch | | | 71 (Min.) | | μm |
| Bump size | PAD No.1 to 93 | 85 | × | 85 | μm |
| - | PAD No.94 | 85 | × | 73 | μm |
| | PAD No.95 to 127 | 85 | × | 47 | μm |
| | PAD No.128 | 85 | × | 73 | μm |
| | PAD No.129 | 73 | × | 85 | μm |
| | PAD No.130 to 301 | 47 | × | 85 | μm |
| | PAD No.302 | 73 | × | 85 | μm |
| | PAD No.303 | 86 | × | 73 | μm |
| | PAD No.304 to 336 | 85 | × | 47 | μm |
| | PAD No.337 | 85 | × | 73 | μm |
| Bump heigh | t | | 17 (Тур.) | | μm |

S1D15705***** Pad Central Coordinates

| PAD No. | PIN Name | х | Y |] | PAD No. | PIN Name | x | Y | | PAD No. | PIN Name | x | Y |
|------------|-----------------|------|------|---|------------|-------------|-------|------|---|------------|-------------|-------|-------|
| 1 | (NC) | 6195 | 1246 | | 51 | CAP2- | -567 | 1246 | 1 | 101 | COM25 | -6474 | 727 |
| 2 | (NC) | 6059 | | | 52 | CAP2+ | -701 | | | 102 | COM24 | | 654 |
| 3 | SYNĆ | 5922 | | | 53 | CAP2+ | -835 | | | 103 | COM23 | | 581 |
| 4 | FRS | 5786 | | | 54 | Vss | -969 | | | 104 | COM22 | | 509 |
| 5 | FR | 5649 | | | 55 | Vss | -1103 | | | 105 | COM21 | | 436 |
| 6 | CL | 5513 | | | 56 | Vrs | -1237 | | | 106 | COM20 | | 363 |
| 7 | DOF | 5376 | | | 57 | Vrs | -1371 | | | 107 | COM19 | | 291 |
| 8 | SYNC | 5240 | | | 58 | Vdd | -1505 | | | 108 | COM18 | | 218 |
| 9 | Vss | 5103 | | | 59 | Vdd | -1639 | | | 109 | COM17 | | 145 |
| 10 | CS1 | 4967 | | | 60 | V1 | -1772 | | | 110 | COM16 | | 73 |
| 11 | CS2 | 4830 | | | 61 | V1 | -1906 | | | 111 | COM15 | | 0 |
| 12 | Vdd | 4694 | | | 62 | V2 | -2040 | | | 112 | COM14 | | -73 |
| 13 | RES | 4557 | | | 63 | V2 | -2174 | | | 113 | COM13 | | -145 |
| 14 | A0 | 4421 | | | 64 | (NC) | -2308 | | | 114 | COM12 | | -218 |
| 15 | <u></u> Vss | 4284 | | | 65 | V3 | -2442 | | | 115 | COM11 | | -291 |
| 16 | W <u>R,</u> R/W | 4148 | | | 66 | V3 | -2576 | | | 116 | COM10 | | -363 |
| 17 | RD, E | 4011 | | | 67 | V4 | -2710 | | | 117 | COM9 | | -436 |
| 18 | VDD | 3875 | | | 68 | V4 | -2844 | | | 118 | COM8 | | -509 |
| 19 | D0 | 3738 | | | 69 | V5 | -2978 | | | 119 | COM7 | | -581 |
| 20 | D1 | 3602 | | | 70 | V5 | -3111 | | | 120 | COM6 | | -654 |
| 21 | D2 | 3465 | | | /1 | (NC) | -3245 | | | 121 | COM5 | | -/2/ |
| 22 | D3 | 3329 | | | 12 | | -3379 | | | 122 | COM4 | | -800 |
| 23 | D4 D5 | 3192 | | | 13 | TESTI | -3513 | | | 123 | | | -872 |
| 24 | | 3056 | | | 74 | TEST2 | -3647 | | | 124 | | | -945 |
| 25 | | 2919 | | | 70 | TESI3 | -3/81 | | | 125 | COM | | -1018 |
| 20 | | 2103 | | | 70 | | -3915 | | | 120 | COMO | | -1090 |
| 21 | VDD | 2040 | | | 70 | | -4049 | | | 127 | | | 1240 |
| 20 | VDD | 2372 | | | 70 | | _4100 | | | 120 | | 6222 | 1240 |
| 20 | VDD | 22/5 | | | 80 | Vee | -4322 | | | 129 | | 6147 | -1240 |
| 31 | VDD VDD | 2111 | | | 81 | C86 | _4595 | | | 130 | | -6075 | |
| 32 | Vss | 1977 | | | 82 | P/S | _4731 | | | 132 | SEG0 | -6002 | |
| 33 | Vss | 1843 | | | 83 | VDD | -4868 | | | 133 | SEG1 | -5930 | |
| 34 | Vss | 1709 | | | 84 | HPM | -5004 | | | 134 | SEG2 | -5859 | |
| 35 | VSS2 | 1575 | | | 85 | Vss | -5141 | | | 135 | SEG3 | -5787 | |
| 36 | VSS2 | 1441 | | | 86 | IRS | -5277 | | | 136 | SEG4 | -5715 | |
| 37 | VSS2 | 1307 | | | 87 | VDD | -5414 | | | 137 | SEG5 | -5643 | |
| 38 | VSS2 | 1173 | | | 88 | TEST5 | -5550 | | | 138 | SEG6 | -5571 | |
| 39 | VSS2 | 1039 | | | 89 | TEST6 | -5687 | | | 139 | SEG7 | -5499 | |
| 40 | (NC) | 906 | | | 90 | TEST7 | -5836 | | | 140 | SEG8 | -5427 | |
| 41 | Vout | 772 | | | 91 | TEST8 | -5956 | | | 141 | SEG9 | -5355 | |
| 42 | Vout | 638 | | | 92 | TEST9 | -6076 | | | 142 | SEG10 | -5283 | |
| 43 | CAP3- | 504 | | | 93 | (NC) | -6195 | ↓ | | 143 | SEG11 | -5212 | |
| 44 | CAP3- | 370 | | | 94 | (NC) | -6474 | 1248 | | 144 | SEG12 | -5140 | |
| 45 | (NC) | 236 | | | 95 | COM31 | | 1163 | | 145 | SEG13 | -5068 | |
| 46 | CAP1+ | 102 | | | 96 | COM30 | | 1090 | | 146 | SEG14 | -4996 | |
| 47 | CAP1+ | -32 | | | 97 | COM29 | | 1017 | | 147 | SEG15 | -4924 | |
| 48 | CAP1- | -166 | | | 98 | COM28 | | 945 | | 148 | SEG16 | -4852 | |
| 49 | CAP1- | -300 | | | 99 | COM27 | | 872 | | 149 | SEG17 | -4780 | |
| 50 | CAP2– | -433 | ▼ | | 100 | COM26 | ♥ | 799 | | 150 | SEG18 | -4708 | * |

| PAD | PIN | v | v | PAD | PIN | v | v | | PAD | PIN | v | v |
|-----|-------|-------|-------|-----|--------|-------|------|----|-----|--------|------|-------|
| No. | Name | ^ | T | No. | Name | ~ | T | | No. | Name | ~ | T |
| 151 | SEG19 | -4636 | -1246 | 201 | SEG69 | -1042 | -124 | 46 | 251 | SEG119 | 2553 | -1246 |
| 152 | SEG20 | -4564 | | 202 | SEG70 | -970 | | | 252 | SEG120 | 2625 | |
| 153 | SEG21 | -4493 | | 203 | SEG71 | -898 | | | 253 | SEG121 | 2696 | |
| 154 | SEG22 | -4421 | | 204 | SEG72 | -826 | | | 254 | SEG122 | 2768 | |
| 155 | SEG23 | -4349 | | 205 | SEG73 | -754 | | | 255 | SEG123 | 2840 | |
| 156 | SEG24 | -4277 | | 206 | SEG74 | -682 | | | 256 | SEG124 | 2912 | |
| 157 | SEG25 | -4205 | | 207 | SEG75 | -611 | | | 257 | SEG125 | 2984 | |
| 158 | SEG26 | -4133 | | 208 | SEG76 | -539 | | | 258 | SEG126 | 3056 | |
| 159 | SEG27 | -4061 | | 209 | SEG77 | -467 | | | 259 | SEG127 | 3128 | |
| 160 | SEG28 | -3989 | | 210 | SEG78 | -395 | | | 260 | SEG128 | 3200 | |
| 161 | SEG29 | -3917 | | 211 | SEG79 | -323 | | | 261 | SEG129 | 3272 | |
| 162 | SEG30 | -3846 | | 212 | SEG80 | -251 | | | 262 | SEG130 | 3343 | |
| 163 | SEG31 | -3774 | | 213 | SEG81 | -179 | | | 263 | SEG131 | 3415 | |
| 164 | SEG32 | -3702 | | 214 | SEG82 | -107 | | | 264 | SEG132 | 3487 | |
| 165 | SEG33 | -3630 | | 215 | SEG83 | -35 | | | 265 | SEG133 | 3559 | |
| 166 | SEG34 | -3558 | | 216 | SEG84 | 36 | | | 266 | SEG134 | 3631 | |
| 167 | SEG35 | -3486 | | 217 | SEG85 | 108 | | | 267 | SEG135 | 3703 | |
| 168 | SEG36 | -3414 | | 218 | SEG86 | 180 | | | 268 | SEG136 | 3775 | |
| 169 | SEG37 | -3342 | | 219 | SEG87 | 252 | | | 269 | SEG137 | 3847 | |
| 170 | SEG38 | -3270 | | 220 | SEG88 | 324 | | | 270 | SEG138 | 3919 | |
| 171 | SEG39 | -3199 | | 221 | SEG89 | 396 | | | 271 | SEG139 | 3990 | |
| 172 | SEG40 | -3127 | | 222 | SEG90 | 468 | | | 272 | SEG140 | 4062 | |
| 173 | SEG41 | -3055 | | 223 | SEG91 | 540 | | | 273 | SEG141 | 4134 | |
| 174 | SEG42 | -2983 | | 224 | SEG92 | 612 | | | 274 | SEG142 | 4206 | |
| 175 | SEG43 | -2911 | | 225 | SEG93 | 683 | | | 275 | SEG143 | 4278 | |
| 176 | SEG44 | -2839 | | 226 | SEG94 | 755 | | | 276 | SEG144 | 4350 | |
| 177 | SEG45 | -2767 | | 227 | SEG95 | 827 | | | 277 | SEG145 | 4422 | |
| 178 | SEG46 | -2695 | | 228 | SEG96 | 899 | | | 278 | SEG146 | 4494 | |
| 179 | SEG47 | -2623 | | 229 | SEG97 | 971 | | | 279 | SEG147 | 4566 | |
| 180 | SEG48 | -2552 | | 230 | SEG98 | 1043 | | | 280 | SEG148 | 4637 | |
| 181 | SEG49 | -2480 | | 231 | SEG99 | 1115 | | | 281 | SEG149 | 4709 | |
| 182 | SEG50 | -2408 | | 232 | SEG100 | 1187 | | | 282 | SEG150 | 4781 | |
| 183 | SEG51 | -2336 | | 233 | SEG101 | 1259 | | | 283 | SEG151 | 4853 | |
| 184 | SEG52 | -2264 | | 234 | SEG102 | 1330 | | | 284 | SEG152 | 4925 | |
| 185 | SEG53 | -2192 | | 235 | SEG103 | 1402 | | | 285 | SEG153 | 4997 | |
| 186 | SEG54 | -2120 | | 236 | SEG104 | 1474 | | | 286 | SEG154 | 5069 | |
| 187 | SEG55 | -2048 | | 237 | SEG105 | 1546 | | | 287 | SEG155 | 5141 | |
| 188 | SEG56 | -1976 | | 238 | SEG106 | 1618 | | | 288 | SEG156 | 5213 | |
| 189 | SEG57 | -1905 | | 239 | SEG107 | 1690 | | | 289 | SEG157 | 5284 | |
| 190 | SEG58 | -1833 | | 240 | SEG108 | 1762 | | | 290 | SEG158 | 5356 | |
| 191 | SEG59 | -1761 | | 241 | SEG109 | 1834 | | | 291 | SEG159 | 5428 | |
| 192 | SEG60 | -1689 | | 242 | SEG110 | 1906 | | | 292 | SEG160 | 5500 | |
| 193 | SEG61 | -1617 | | 243 | SEG111 | 1977 | | | 293 | SEG161 | 5572 | |
| 194 | SEG62 | -1545 | | 244 | SEG112 | 2049 | | | 294 | SEG162 | 5644 | |
| 195 | SEG63 | -1473 | | 245 | SEG113 | 2121 | | | 295 | SEG163 | 5716 | |
| 196 | SEG64 | _1401 | | 246 | SEG114 | 2193 | | | 296 | SEG164 | 5788 | |
| 197 | SEG65 | -1329 | | 247 | SEG115 | 2265 | | | 297 | SEG165 | 5860 | |
| 198 | SEGRE | -1258 | | 248 | SEG116 | 2337 | | | 298 | SEG166 | 5931 | |
| 199 | SEG67 | -1186 | | 249 | SEG117 | 2409 | | | 299 | SEG167 | 6003 | |
| 200 | SEG68 | -1114 | ┥ | 250 | SEG118 | 2481 | ↓ | | 300 | (NC) | 6075 | + |

| | | | · · · · · |
|---|--|----------------------|---|
| PAD No. | PIN Name | Х | Y |
| 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 | (NC) (NC) (NC) COM32 COM33 COM34 COM35 COM36 COM37 COM38 COM39 COM40 COM41 COM42 COM43 COM44 COM45 COM46 COM47 COM48 COM46 COM51 COM52 COM53 COM54 COM55 COM55 COM56 COM57 COM58 COM57 COM58 COM59 COM60 COM61 COM62 COM63 COM5 (NC) | 6147 6232 6474 | -1246 \downarrow -1248 -1163 -1090 -1018 -945 -872 -800 -727 -654 -581 -509 -436 -363 -291 -218 -145 -73 0 73 145 218 291 363 436 509 581 654 727 799 872 945 1017 1090 1163 1248 |

| Unit: | μm |
|-------|----|
|-------|----|

S1D15707***** Pad Central Coordinates

| PAD No. | PIN Name | Х | Y | | PAD No. | PIN Name | x | Y | PAD No. | PIN Name | x | Y |
|------------|-------------------|------|------|---|------------|-------------|-------|------|------------|-------------|-------|-------|
| 1 | (NC) | 6195 | 1246 | 3 | 51 | CAP2- | -567 | 1246 | 101 | COM25 | -6474 | 727 |
| 2 | (NC) | 6059 | | | 52 | CAP2+ | -701 | | 102 | COM24 | | 654 |
| 3 | SYNC | 5922 | | | 53 | CAP2+ | -835 | | 103 | COM23 | | 581 |
| 4 | FRS | 5786 | | | 54 | Vss | -969 | | 104 | COM22 | | 509 |
| 5 | FR | 5649 | | | 55 | Vss | -1103 | | 105 | COM21 | | 436 |
| 6 | CI | 5513 | | | 56 | VRS | -1237 | | 106 | COM20 | | 363 |
| 7 | DOF | 5376 | | | 57 | VRS | -1371 | | 107 | COM19 | | 291 |
| 8 | SYNC | 5240 | | | 58 | Vno | -1505 | | 108 | COM18 | | 218 |
| 9 | Vss | 5103 | | | 59 | VDD | -1639 | | 109 | COM17 | | 145 |
| 10 | $\frac{100}{CS1}$ | 4967 | | | 60 | V1 | -1772 | | 110 | COM16 | | 73 |
| 11 | CS2 | 4830 | | | 61 | V1 | -1906 | | 111 | COM15 | | 0 |
| 12 | VDD | 4694 | | | 62 | V2 | -2040 | | 112 | COM14 | | -73 |
| 13 | RES | 4557 | | | 63 | V2 | -2174 | | 113 | COM13 | | -145 |
| 14 | AO | 4421 | | | 64 | (NC) | -2308 | | 114 | COM12 | | -218 |
| 15 | Vss | 4284 | | | 65 | V3 | -2442 | | 115 | COM11 | | -291 |
| 16 | WR. R/W | 4148 | | | 66 | V3 | -2576 | | 116 | COM10 | | -363 |
| 17 | RD. E | 4011 | | | 67 | V4 | -2710 | | 117 | COM9 | | -436 |
| 18 | VDD | 3875 | | | 68 | V4 | -2844 | | 118 | COM8 | | -509 |
| 19 | D0 | 3738 | | | 69 | V5 | -2978 | | 119 | COM7 | | -581 |
| 20 | D1 | 3602 | | | 70 | V5 | -3111 | | 120 | COM6 | | -654 |
| 21 | D2 | 3465 | | | 71 | (NC) | -3245 | | 121 | COM5 | | -727 |
| 22 | D3 | 3329 | | | 72 | VR | -3379 | | 122 | COM4 | | -800 |
| 23 | D4 | 3192 | | | 73 | TEST1 | -3513 | | 123 | COM3 | | -872 |
| 24 | D5 | 3056 | | | 74 | TEST2 | -3647 | | 124 | COM2 | | -945 |
| 25 | D6 (SCL) | 2919 | | | 75 | TEST3 | -3781 | | 125 | COM1 | | -1018 |
| 26 | D7 (SI) | 2783 | | | 76 | TEST4 | -3915 | | 126 | COMO | | -1090 |
| 27 | VD | 2646 | | | 77 | VDD | -4049 | | 127 | COMS | | -1163 |
| 28 | VDD | 2512 | | | 78 | M/S | -4185 | | 128 | (NC) | | -1248 |
| 29 | VDD | 2378 | | | 79 | CIS | -4322 | | 129 | (NC) | -6232 | -1246 |
| 30 | VDD | 2245 | | | 80 | Vss | -4458 | | 130 | (NC) | -6147 | 12.10 |
| 31 | VDD | 2111 | | | 81 | C86 | -4595 | | 131 | (NC) | -6075 | |
| 32 | Vss | 1977 | | | 82 | P/S | -4731 | | 132 | SEG0 | -6002 | |
| 33 | Vss | 1843 | | | 83 | VDD | -4868 | | 133 | SEG1 | -5930 | |
| 34 | Vss | 1709 | | | 84 | HPM | -5004 | | 134 | SEG2 | -5859 | |
| 35 | VSS2 | 1575 | | | 85 | Vss | -5141 | | 135 | SEG3 | -5787 | |
| 36 | VSS2 | 1441 | | | 86 | IRS | -5277 | | 136 | SEG4 | -5715 | |
| 37 | VSS2 | 1307 | | | 87 | VDD | -5414 | | 137 | SEG5 | -5643 | |
| 38 | VSS2 | 1173 | | | 88 | TEST5 | -5550 | | 138 | SEG6 | -5571 | |
| 39 | VSS2 | 1039 | | | 89 | TEST6 | -5687 | | 139 | SEG7 | -5499 | |
| 40 | (NC) | 906 | | | 90 | TEST7 | -5836 | | 140 | SEG8 | -5427 | |
| 41 | Vout | 772 | | | 91 | TEST8 | -5956 | | 141 | SEG9 | -5355 | |
| 42 | Vout | 638 | | | 92 | TEST9 | -6076 | | 142 | SEG10 | -5283 | |
| 43 | CAP3- | 504 | | | 93 | (NC) | -6195 | ↓ | 143 | SEG11 | -5212 | |
| 44 | CAP3- | 370 | | | 94 | (NC) | -6474 | 1248 | 144 | SEG12 | -5140 | |
| 45 | (NC) | 236 | | | 95 | COM31 | | 1163 | 145 | SEG13 | -5068 | |
| 46 | CAP1+ | 102 | | | 96 | COM30 | | 1090 | 146 | SEG14 | -4996 | |
| 47 | CAP1+ | -32 | | | 97 | COM29 | | 1017 | 147 | SEG15 | -4924 | |
| 48 | CAP1- | -166 | | | 98 | COM28 | | 945 | 148 | SEG16 | -4852 | |
| 49 | CAP1- | -300 | | | 99 | COM27 | | 872 | 149 | SEG17 | -4780 | |
| 50 | CAP2- | -433 | ↓ | | 100 | COM26 | ↓ | 799 | 150 | SEG18 | -4708 | ↓ |

| PAD No. | PIN Name | x | Y | | PAD No. | PIN Name | Х | Y | | PAD No. | PIN Name | Х | Y |
|------------|-------------|-------|-------|---|------------|-------------|-------|------|----|------------|-------------|------|-------|
| 151 | SEG19 | -4636 | -1246 | t | 201 | SEG69 | -1042 | -124 | 16 | 251 | SEG119 | 2553 | -1246 |
| 152 | SEG20 | -4564 | | | 202 | SEG70 | -970 | | | 252 | SEG120 | 2625 | |
| 153 | SEG21 | -4493 | | | 203 | SEG71 | -898 | | | 253 | SEG121 | 2696 | |
| 154 | SEG22 | -4421 | | | 204 | SEG72 | -826 | | | 254 | SEG122 | 2768 | |
| 155 | SEG23 | -4349 | | | 205 | SEG73 | -754 | | | 255 | SEG123 | 2840 | |
| 156 | SEG24 | -4277 | | | 206 | SEG74 | -682 | | | 256 | SEG124 | 2912 | |
| 157 | SEG25 | -4205 | | | 207 | SEG75 | -611 | | | 257 | SEG125 | 2984 | |
| 158 | SEG26 | -4133 | | | 208 | SEG76 | -539 | | | 258 | SEG126 | 3056 | |
| 159 | SEG27 | -4061 | | | 209 | SEG77 | -467 | | | 259 | SEG127 | 3128 | |
| 160 | SEG28 | -3989 | | | 210 | SEG78 | -395 | | | 260 | SEG128 | 3200 | |
| 161 | SEG29 | -3917 | | | 211 | SEG79 | -323 | | | 261 | SEG129 | 3272 | |
| 162 | SEG30 | -3846 | | | 212 | SEG80 | -251 | | | 262 | SEG130 | 3343 | |
| 163 | SEG31 | -3774 | | | 213 | SEG81 | -179 | | | 263 | SEG131 | 3415 | |
| 164 | SEG32 | -3702 | | | 214 | SEG82 | -107 | | | 264 | SEG132 | 3487 | |
| 165 | SEG33 | -3630 | | | 215 | SEG83 | -35 | | | 265 | SEG133 | 3559 | |
| 166 | SEG34 | -3558 | | | 216 | SEG84 | 36 | | | 266 | SEG134 | 3631 | |
| 167 | SEG35 | -3486 | | | 217 | SEG85 | 108 | | | 267 | SEG135 | 3703 | |
| 168 | SEG36 | -3414 | | | 218 | SEG86 | 180 | | | 268 | SEG136 | 3775 | |
| 169 | SEG37 | -3342 | | | 219 | SEG87 | 252 | | | 269 | SEG137 | 3847 | |
| 170 | SEG38 | -3270 | | | 220 | SEG88 | 324 | | | 270 | SEG138 | 3919 | |
| 171 | SEG39 | -3199 | | | 221 | SEG89 | 396 | | | 271 | SEG139 | 3990 | |
| 172 | SEG40 | -3127 | | | 222 | SEG90 | 468 | | | 272 | SEG140 | 4062 | |
| 173 | SEG41 | -3055 | | | 223 | SEG91 | 540 | | | 273 | SEG141 | 4134 | |
| 174 | SEG42 | -2983 | | | 224 | SEG92 | 612 | | | 274 | SEG142 | 4206 | |
| 175 | SEG43 | -2911 | | | 225 | SEG93 | 683 | | | 275 | SEG143 | 4278 | |
| 176 | SEG44 | -2839 | | | 226 | SEG94 | 755 | | | 276 | SEG144 | 4350 | |
| 177 | SEG45 | -2767 | | | 227 | SEG95 | 827 | | | 277 | SEG145 | 4422 | |
| 178 | SEG46 | -2695 | | | 228 | SEG96 | 899 | | | 278 | SEG146 | 4494 | |
| 179 | SEG47 | -2623 | | | 229 | SEG97 | 971 | | | 279 | SEG147 | 4566 | |
| 180 | SEG48 | -2552 | | | 230 | SEG98 | 1043 | | | 280 | SEG148 | 4637 | |
| 181 | SEG49 | -2480 | | | 231 | SEG99 | 1115 | | | 281 | SEG149 | 4709 | |
| 182 | SEG50 | -2408 | | | 232 | SEG100 | 1187 | | | 282 | SEG150 | 4781 | |
| 183 | SEG51 | -2336 | | | 233 | SEG101 | 1259 | | | 283 | SEG151 | 4853 | |
| 184 | SEG52 | -2264 | | | 234 | SEG102 | 1330 | | | 284 | SEG152 | 4925 | |
| 185 | SEG53 | -2192 | | | 235 | SEG103 | 1402 | | | 285 | SEG153 | 4997 | |
| 186 | SEG54 | -2120 | | | 236 | SEG104 | 1474 | | | 286 | SEG154 | 5069 | |
| 187 | SEG55 | -2048 | | | 237 | SEG105 | 1546 | | | 287 | SEG155 | 5141 | |
| 188 | SEG56 | -1976 | | | 238 | SEG106 | 1618 | | | 288 | SEG156 | 5213 | |
| 189 | SEG57 | -1905 | | | 239 | SEG107 | 1690 | | | 289 | SEG157 | 5284 | |
| 190 | SEG58 | -1833 | | | 240 | SEG108 | 1762 | | | 290 | SEG158 | 5356 | |
| 191 | SEG59 | -1761 | | | 241 | SEG109 | 1834 | | | 291 | SEG159 | 5428 | |
| 192 | SEG60 | -1689 | | | 242 | SEG110 | 1906 | | | 292 | SEG160 | 5500 | |
| 193 | SEG61 | -1617 | | | 243 | SEG111 | 1977 | | | 293 | SEG161 | 5572 | |
| 194 | SEG62 | -1545 | | | 244 | SEG112 | 2049 | | | 294 | SEG162 | 5644 | |
| 195 | SEG63 | -1473 | | | 245 | SEG113 | 2121 | | | 295 | SEG163 | 5716 | |
| 196 | SEG64 | -1401 | | | 246 | SEG114 | 2193 | | | 296 | SEG164 | 5788 | |
| 197 | SEG65 | -1329 | | | 247 | SEG115 | 2265 | | | 297 | SEG165 | 5860 | |
| 198 | SEG66 | -1258 | | | 248 | SEG116 | 2337 | | | 298 | SEG166 | 5931 | |
| 199 | SEG67 | -1186 | | | 249 | SEG117 | 2409 | | | 299 | SEG167 | 6003 | |
| 200 | SEG68 | -1114 | ▼ | | 250 | SEG118 | 2481 | • | | 300 | (NC) | 6075 | ▼ |

| PAD | PIN | v | V |
|---|--|----------------------|---|
| No. | Name | ~ | T |
| 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 | (NC) (NC) (NC) SEG168 SEG169 SEG170 SEG171 SEG172 SEG173 SEG174 SEG175 SEG176 SEG177 SEG178 SEG179 SEG180 SEG181 SEG182 SEG183 SEG184 SEG185 SEG186 SEG187 SEG188 SEG190 SEG191 SEG192 SEG193 SEG194 SEG195 SEG196 SEG197 SEG198 SEG199 COMS (NC) | 6147 6232 6474 | -1246 -1248 -1163 -1090 -1018 -945 -872 -800 -727 -654 -581 -509 -436 -363 -291 -218 -145 -73 0 73 145 218 291 363 436 509 581 654 727 799 872 945 1017 1090 1163 1248 |

Unit: µm

S1D15708***** Pad Central Coordinates

PAD PIN PAD PIN PAD PIN Y Х Х Υ Y Х Name No. No. Name No. Name (NC) 6159 1246 CAP2--567 51 1246 -6474 1 101 COM12 727 2 (NC) 6059 52 CAP2+ -701 COM12 102 654 3 SYNC 5922 53 CAP2+ -835 COM11 581 103 4 FRS 5786 54 Vss -969 104 COM11 509 5 FR 5649 -1103 55 Vss 105 **COM10** 436 6 CL 5513 56 VRS -1237 363 106 COM10 7 DOF 5376 57 VRS -1371 107 COM9 291 SYNC 8 5240 58 Vdd -1505 COM9 108 218 9 Vss 5103 Vdd -1639 59 109 COM8 145 10 CS1 4967 60 V1 -1772 110 COM8 73 11 CS2 4830 61 V1 -1906 111 COM7 0 Vdd 4694 V2 -2040 12 62 112 COM7 -73 RES 13 4557 V2 -2174 63 COM6 113 -145 4421 14 A0 (NC) -2308 64 114 COM6 -218 15 4284 Vss 65 Vз -2442 115 COM5 -291 WR.R/W 16 4148 66 Vз -2576 116 COM5 -363 17 RD. E 4011 67 V4 -2710 COM4 -436 117 COM4 18 VDD 3875 68 V4 -2844 -509 118 19 D0 3738 V5 -2978 69 COM3 -581 119 20 D1 3602 70 V5 -3111 COM3 -654 120 21 D2 3465 71 (NC) -3245 121 COM₂ -727 22 D3 3329 72 Vr -3379 COM₂ -800 122 23 D4 3192 73 TEST1 -3513 COM1 123 -872 24 D5 74 TEST2 -3647 3056 124 COM1 -945 D6 (SCL) 25 2919 75 TEST3 -3781 125 COM0 -1018 26 D7 (SI) 2783 76 TEST4 -3915 126 COM0 -1090 27 Vdd 2646 77 Vdd -4049 127 COMS -1163 28 Vdd 2512 78 M/S -4185 -1248 128 (NC) 29 Vdd 79 CLS -4322 (NC) 2378 129 -6232 -1246 30 Vdd 2245 80 Vss -4458 130 -6147 (NC) 31 Vdd 2111 C86 -4595 81 131 (NC) -6075 32 Vss 1977 P/S -4731 82 132 SEG0 -6002 33 Vss 1843 83 Vdd -4868 -5930 133 SEG1 34 Vss 1709 HPM -5004 84 134 SEG2 -5859 35 VSS2 1575 85 Vss -5141 135 SEG3 -5787 36 VSS2 1441 86 IRS -5277 136 SEG4 -5715 37 VSS2 1307 87 Vdd -5414 137 SEG5 -5643 38 VSS2 1173 88 TEST5 -5550 138 SEG6 -5571 39 VSS2 1039 -5499 89 TEST6 -5687 SEG7 139 906 40 (NC) 90 TEST7 -5836 140 SEG8 -5427 41 VOUT 772 TEST8 -5956 91 141 SEG9 -5355 42 Vout 638 92 TEST9 -6076 SEG10 142 -5283 CAP3-43 504 -6195 93 (NC) 143 SEG11 -5212 44 CAP3-370 94 (NC) -6474 1248 144 SEG12 -5140 45 (NC) 236 95 COM15 1163 145 SEG13 -5068 46 CAP1+ 102 COM15 1090 96 146 SEG14 -4996 CAP1+ 47 -32 97 COM14 1017 147 SEG15 -4924 48 CAP1--166 98 COM14 945 148 SEG16 -4852 49 CAP1--300 99 COM13 872 149 SEG17 -4780 50 CAP2--433 100 COM13 799 150 SEG18 -4708

| PAD | PIN | х | Y | PAD | PIN | х | Y | PAD | PIN | Х | Y |
|-----|-------|-------|-------|---------|--------|-------|-------|-----|--------|------|-------|
| NO. | Name | | | NO. | Name | | - | NO. | Name | | |
| 151 | SEG19 | -4636 | -1246 | 201 | SEG69 | -1042 | –1246 | 251 | SEG119 | 2553 | -1246 |
| 152 | SEG20 | -4564 | | 202 | SEG70 | -970 | | 252 | SEG120 | 2625 | |
| 153 | SEG21 | -4493 | | 203 | SEG71 | -898 | | 253 | SEG121 | 2696 | |
| 154 | SEG22 | -4421 | | 204 | SEG72 | -826 | | 254 | SEG122 | 2768 | |
| 155 | SEG23 | -4349 | | 205 | SEG73 | -754 | | 255 | SEG123 | 2840 | |
| 156 | SEG24 | -4277 | | 206 | SEG74 | -682 | | 256 | SEG124 | 2912 | |
| 157 | SEG25 | -4205 | | 207 | SEG75 | -611 | | 257 | SEG125 | 2984 | |
| 158 | SEG26 | -4133 | | 208 | SEG76 | -539 | | 258 | SEG126 | 3056 | |
| 159 | SEG27 | -4061 | | 209 | SEG77 | -467 | | 259 | SEG127 | 3128 | |
| 160 | SEG28 | -3989 | | 210 | SEG78 | -395 | | 260 | SEG128 | 3200 | |
| 161 | SEG29 | -3917 | | 211 | SEG79 | -323 | | 261 | SEG129 | 3272 | |
| 162 | SEG30 | -3846 | | 212 | SEG80 | -251 | | 262 | SEG130 | 3343 | |
| 163 | SEG31 | -3774 | | 213 | SEG81 | -179 | | 263 | SEG131 | 3415 | |
| 164 | SEG32 | -3702 | | 214 | SEG82 | -107 | | 264 | SEG132 | 3487 | |
| 165 | SEG33 | -3630 | | 215 | SEG83 | -35 | | 265 | SEG133 | 3559 | |
| 166 | SEG34 | -3558 | | 216 | SEG84 | 36 | | 266 | SEG134 | 3631 | |
| 167 | SEG35 | -3486 | | 217 | SEG85 | 108 | | 267 | SEG135 | 3703 | |
| 168 | SEG36 | -3414 | | 218 | SEG86 | 180 | | 268 | SEG136 | 3775 | |
| 169 | SEG37 | -3342 | | 219 | SEG87 | 252 | | 269 | SEG137 | 3847 | |
| 170 | SEG38 | -3270 | | 220 | SEG88 | 324 | | 270 | SEG138 | 3919 | |
| 171 | SEG39 | -3199 | | 221 | SEG89 | 396 | | 271 | SEG139 | 3990 | |
| 172 | SEG40 | -3127 | | 222 | SEG90 | 468 | | 272 | SEG140 | 4062 | |
| 173 | SEG41 | -3055 | | 223 | SEG91 | 540 | | 273 | SEG141 | 4134 | |
| 174 | SEG42 | -2983 | | 224 | SEG92 | 612 | | 274 | SEG142 | 4206 | |
| 175 | SEG43 | -2911 | | 225 | SEG93 | 683 | | 275 | SEG143 | 4278 | |
| 176 | SEG44 | -2839 | | 226 | SEG94 | 755 | | 276 | SEG144 | 4350 | |
| 177 | SEG45 | -2767 | | 227 | SEG95 | 827 | | 277 | SEG145 | 4422 | |
| 178 | SEG46 | -2695 | | 228 | SEG96 | 899 | | 278 | SEG146 | 4494 | |
| 179 | SEG47 | -2623 | | 229 | SEG97 | 971 | | 279 | SEG147 | 4566 | |
| 180 | SEG48 | -2552 | | 230 | SEG98 | 1043 | | 280 | SEG148 | 4637 | |
| 181 | SEG49 | -2480 | | 231 | SEG99 | 1115 | | 281 | SEG149 | 4709 | |
| 182 | SEG50 | -2408 | | 232 | SEG100 | 1187 | | 282 | SEG150 | 4781 | |
| 183 | SEG51 | -2336 | | 233 | SEG101 | 1259 | | 283 | SEG151 | 4853 | |
| 184 | SEG52 | -2264 | | 234 | SEG102 | 1330 | | 284 | SEG152 | 4925 | |
| 185 | SEG53 | -2192 | | 235 | SEG103 | 1402 | | 285 | SEG153 | 4997 | |
| 186 | SEG54 | -2120 | | 236 | SEG104 | 1474 | | 286 | SEG154 | 5069 | |
| 187 | SEG55 | -2048 | | 237 | SEG105 | 1546 | | 287 | SEG155 | 5141 | |
| 188 | SEG56 | -1976 | | 238 | SEG106 | 1618 | | 288 | SEG156 | 5213 | |
| 189 | SEG57 | -1905 | | 239 | SEG107 | 1690 | | 289 | SEG157 | 5284 | |
| 190 | SEG58 | -1833 | | 240 | SEG108 | 1762 | | 290 | SEG158 | 5356 | |
| 191 | SEG59 | -1761 | | 241 | SEG109 | 1834 | | 291 | SEG159 | 5428 | |
| 192 | SEG60 | -1689 | | 242 | SEG110 | 1906 | | 292 | SEG160 | 5500 | |
| 193 | SEG61 | -1617 | | 243 | SEG111 | 1977 | | 293 | SEG161 | 5572 | |
| 194 | SEG62 | -1545 | | 244 | SEG112 | 2049 | | 294 | SEG162 | 5644 | |
| 195 | SEG63 | -1473 | | 245 | SEG113 | 2121 | | 295 | SEG163 | 5716 | |
| 196 | SEG64 | -1401 | | 246 | SEG114 | 2193 | | 296 | SEG164 | 5788 | |
| 197 | SEG65 | -1329 | | 247 | SEG115 | 2265 | | 297 | SEG165 | 5860 | |
| 198 | SEG66 | -1258 | | 248 | SEG116 | 2337 | | 298 | SEG166 | 5931 | |
| 199 | SEG67 | -1186 | | 249 | SEG117 | 2409 | | 299 | SEG167 | 6003 | |
| 200 | SEG68 | -1114 | ₩ | 250 | SEG118 | 2481 | ↓ | 300 | (NC) | 6075 | ↓ |

| Unit: | μm |
|-------|----|
|-------|----|

| PAD No. | PIN Name | Х | Y |
|--|--|----------------------|---|
| 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 | (NC) (NC) (NC) SEG168 SEG169 SEG170 SEG171 SEG172 SEG173 SEG174 SEG175 SEG176 SEG177 SEG178 SEG177 SEG178 SEG180 SEG180 SEG181 SEG182 SEG183 SEG184 SEG185 SEG186 SEG187 SEG193 SEG194 SEG195 SEG196 SEG197 SEG198 SEG199 COMS (NC) | 6147 6232 6474 | -1246 -1248 -1248 -1090 -1018 -945 -872 -800 -727 -654 -581 -509 -436 -363 -291 -218 -145 -73 0 73 145 218 291 363 436 509 581 654 727 799 872 945 1017 1090 1163 1248 |

5. PIN DESCRIPTION

Power Supply Pin

| Pin name | I/O | Description | Number of pins |
|------------------------|-----------------|--|-------------------|
| Vdd | Power supply | Commonly used with the MPU power supply pin Vcc. | 12 |
| Vss | Power supply | 0 V pin connected to the system ground (GND). | 9 |
| VSS2 | Power supply | Boosting circuit reference power supply for liquid crystal drive. | 5 |
| Vrs | Power supply | External input pin for liquid crystal power supply voltage adjusting circuit. They are set to OPEN. | 2 |
| V1, V2 V3, V4 V5 | Power supply | Multi-level power supply for liquid crystal drive. The voltage specified according to liquid crystal cells is impedance-converted by a split resistor or operation amplifier (OP amp) and applied. The potential needs to be specified based on VDD to establish the relationship of dimensions shown below: | 10 |
| | | V_{DD} (=V ₀) \geq V ₁ \geq V ₂ \geq V ₃ \geq V ₄ \geq V ₅ Master operation When the power supply is ON, the following voltages are applied to V ₁ to V ₄ from the built-in power supply circuit. The selection of the voltages is determined using the LCD bias set command. | |
| | | S1D15705*** S1D15707***, S1D15708*** V1 1/9•V5 1/7•V5 1/6•V5 1/5•V5 V2 2/9•V5 2/7•V5 2/6•V5 2/5•V5 V3 7/9•V5 5/7•V5 4/6•V5 3/5•V5 V4 8/9•V5 6/7•V5 5/6•V5 4/5•V5 | |

LCD Power Supply Circuit Pin

| Pin name | I/O | Description | Number of pins |
|----------|-----|--|-------------------|
| CAP1+ | 0 | Boosting capacitor positive side connecting pin. Connects a capacitor between the pin and CAP1– pin. | 2 |
| CAP1- | 0 | Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP1+ pin. | 2 |
| CAP2+ | 0 | Boosting capacitor positive side connecting pin. Connects a capacitor between the pin and CAP2– pin. | 2 |
| CAP2– | 0 | Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP2+ pin. | 2 |
| CAP3– | 0 | Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP1+ pin. | 2 |
| Vout | 0 | Boosting output pin. Connects a capacitor between the pin and Vss2. | 2 |
| VR | I | Voltage adjusting pin. Applies voltage between VDD and V5 using a split resistor. Valid only when the V5 voltage adjusting built-in resistor is not used (IRS=LOW) Do not use VR when the V5 voltage adjusting built-in resistor is used (IRS=HIGH) | 1 |

System Bus Connecting Pins

| Pin name | I/O | | Number of pins | | | | | | |
|---------------------------|-----|--|--|--|--|----------------------------------|---|--|--|
| D7 to D0 (SI) (SCL) | I/O | An 8-bit b standard When the D7: Ser D6: Ser In this ca When Ch high impe | An 8-bit bidirectional data bus is used to connect an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S=LOW), D7: Serial data entry pin (SI) D6: Serial clock input pin (SCL) In this case, D0 to D5 are set to high impedance. When Chip Select is in the non-active state, D0 to D7 are set to bigh impedance | | | | | | |
| AO | Ι | Normally to discrim A0=HIO A0=LO | the lowest of inate data / o H: Indicates W: Indicates | rder bit of the commands. that D0 to D7 that D0 to D7 | MPU address b are display dat are control data | us is connected ta. a. | 1 | | |
| RES | I | Initialized Reset op | by setting \overline{R} | ES to LOW. formed at the | RES signal lev | el. | 1 | | |
| CS1 CS2 | I | Chip Sele | ect signal. Wi active and th | nen CS1=LOV ne input/outpu | V and CS2=HIG t of data/comm | GH, this signal ands is enabled. | 2 | | |
| RD (E) | I | When the Pin that signal is When the 68 serie | When the 80 series MPU is connected, active LOW is set. Pin that connects the RD signal of the 80 series MPU. When this signal is LOW, the S1D15705 series data bus is set in the output state. When the 68 series MPU is connected, active HIGH is set. 68 series MPU enable clock input pin | | | | | | |
| WR_ (R/W) | I | When the Pin that bus sign when the Read/we R/W=HI R/W=LC | When the 80 series MPU is connected, active LOW is set. Pin that connects the WR signal of the 80 series MPU. The data bus signal is latched on the leading edge of the WR signal. When the 68 series MPU is connected, Read/write control signal input pin R/W=HIGH: Read operation | | | | | | |
| FRS | 0 | Output pi Used tog | Output pin for static drive Used together with the SYNC pin | | | | | | |
| C86 | I | MPU inte C86=H C86=L0 | MPU interface switching pin C86=HIGH: 68 series MPU interface C86=LOW: 80 series MPU interface | | | | | | |
| P/S | I | Switching P/S=HIG P/S=LOV According | 1 | | | | | | |
| | | P/S | P/S Data/ Data Read/write Serial clock command | | | | | | |
| | | HIGH | A0 | D0 to D7 | RD, WR | | | | |
| | | LOW | | | | | | | |
| | | When P/S be HIGH, RD(E) an For the se | When P/S=LOW, D0 to D5 are set to high impedance. D0 to D5 can be HIGH, LOW, or "OPEN". RD(E) and WR (R/W) are fixed to HIGH or LOW. For the serial data entry, RAM display data cannot be read. | | | | | | |

| Pin name | I/O | Description | Number of pins |
|----------|-----|---|-------------------|
| CLS | Ι | Pin that selects the validity/invalidity of the built-in oscillator circuit for display clocks. CLS=HIGH: Built-in oscillator circuit valid CLS=LOW: Built-in oscillator circuit invalid (external input) When CLS=LOW, display clocks are input from the CL pin. When the S1D15705 series is used for the master/slave configuration, each of the CLS pins is set to the same level together. | 1 |
| | | Display clockMasterSlaveBuilt-in oscillator circuit usedHIGHFyternal inputLOW | |
| M/S | I | Pin that selects the master/slave operation for the S1D15705 series The liquid crystal display system is synchronized by outputting the timing signal required for the liquid crystal display for the master operation and inputting the timing signal required for the liquid crystal display for the slave operation. M/S=HIGH : Master operation M/S=LOW : Slave operation According to the M/S and CLS states, the following table is given. | 1 |
| | | M/SCLSOscillator circuitPower supply circuitCLFRSYNCFRSDOFHIGHHIGHValidValidOutputOutputOutputOutputOutputOutputLOWInvalidValidInputInputOutputOutputOutputOutputLOWHIGHInvalidInvalidInputInputInputInputInputLOWHIGHInvalidInvalidInputInputInputInput | |
| CL | I/O | Display clock I/O pin According to the M/S and CLS states, the following table is given. M/S CLS HIGH HIGH LOW Input LOW Input When the S1D15705 series is used for the master/slave | 1 |
| FR | I/O | configuration, each CL pin is connected. Liquid crystal alternating current signal I/O pin M/S=HIGH : Output M/S=LOW : Input When the SED15705 series is used for the master/slave configuration, each EP pin is connected | 1 |
| SYNC | I/O | Liquid crystal synchronizing current signal I/O pin M/S=HIGH : Output M/S=LOW : Input When the S1D15705 series is used for the master/slave configuration, each SYNC pin is connected. | 2 |
| DOF | I/O | Liquid crystal display blanking control pin M/S=HIGH : Output M/S=LOW : Input When the S1D1570 <u>5 ser</u> ies is used for the master/slave configuration, each DOF pin is connected. | 1 |
| IRS | I | V5 voltage adjusting resistor selection pin IRS=HIGH: Built-in resistor used IRS=LOW: Built-in resistor not used. The V5 voltage is adjusted by the VR pin and stand-alone split resistor. Valid only at master operation. The pin is fixed to HIGH or LOW at slave operation. | 1 |
| HPM | I | Power supply control pin of the power supply circuit for liquid cr <u>ystal</u> drive <u>HPM</u> =HIGH : Normal mode HPM=LOW : High power supply mode Valid only at master operation. The pin is fixed to HIGH or LOW at slave operation. | 1 |

Liquid Crystal Drive Pin

| Pin name | I/O | | [| Description | | Number of pins |
|------------|-----|---|------------------------------------|--|--|-------------------|
| SEG0 to | 0 | Output pins for the pin assig | 168 or 200 | | | |
| SEGN | | Product | name | SEG | Number of pins | |
| | | S1D15705 | **** | SEG0 to SEG167 | 7 168 | |
| | | S1D15707****/S | 1D15708*** | *** SEG0 to SEG199 | 200 | |
| | | Contents of the of a desired level a | display R mong Vo | AM and FR signal a D, V2, V3 and V5. | re combined to select | |
| | | | | Outpu | t voltage | |
| | | RAM data | FR | Display | Display reversal | |
| | | | | normal operatio | n | |
| | | HIGH | HIGH | Vdd | V2 | |
| | | HIGH | LOW | V5 | V3 | |
| | | LOW | HIGH | V2 | Vdd | |
| | | LOW | LOW | V3 | V5 | |
| | | Power save | _ | \\ | /DD | |
| COM0 to | | Output pins for the pin assig | 64 or 32 or 16 | | | |
| COIVIN | | Product na | ame | SEG | Number of pins | |
| | | S1D15705* | **** | COM0 to COM63 | 64 | |
| | | S1D15707* | **** | COM0 to COM31 | 32 | |
| | | S1D15708* | **** | COM0 to COM15 | 16 | |
| | | Scan data and F among VDD, V1, | R signal V4 and V | are combined to sel | ect a desired level | |
| | | Scanning | data | FR | Output voltage | |
| | | HIGH | | HIGH | V5 | |
| | | HIGH | | LOW | Vdd | |
| | | LOW | | HIGH | V1 | |
| | | LOW | | LOW | V4 | |
| | | Power sa | ve | — | Vdd | |
| COMS | 0 | Indicator dedicat When COMS is signal is output t | ed COM used for t o both the | output pin. Set to C he master/slave cor e master and slave. | PEN when not used. figuration, the same | 2 |

Test Pin

| Pin name | I/O | Description | Number of pins |
|---------------|-----|---|-------------------|
| TEST1 to 6 | I/O | IC chip test pin. Fix the pin to HIGH. When using the temperature sensor with the S1D15705*10**, refer to "Section 17. Temperature Sensor Circuit". | 6 |
| TEST7 to 9 | I/O | IC chip test pin. Take into consideration so that the capacity of lines cannot be exhausted by setting the pin to OPEN. | 3 |

6. FUNCTION DESCRIPTION

MPU Interface

Selection of interface type

The S1D15705 series transfers data through 8-bit bidirectional data buses (D7 to D0) or serial data input (SI). By setting the polarity of the P/S pin to either HIGH or LOW, the 8-bit parallel data entry or serial data entry can be selected as listed in Table 1.

| Table 1 | | | | | | | | | |
|---------------------------|-----|-----|----|----|----|-----|----|-----|----------|
| P/S | CS1 | CS2 | A0 | RD | WR | C86 | D7 | D6 | D5 to D0 |
| HIGH: Parallel data entry | CS1 | CS2 | A0 | RD | WR | C86 | D7 | D6 | D5 to D0 |
| LOW: Serial data entry | CS1 | CS2 | A0 | _ | — | | SI | SCL | (HZ) |

Parallel interface

Fix — to HIGH or LOW. HZ indicates the high impedance state.

When the parallel interface is selected (P/S=HIGH), the S1D15705 series can directly be connected to the MPU bus of either the 80 or 68 series MPU by setting the C86 pin to HIGH or LOW as listed in Table 2.

| Table 2 | | | | | | | |
|----------------------|-----|-----|----|----|-----|----------|--|
| C86 | CS1 | CS2 | A0 | RD | WR | D7 to D0 | |
| H: 68 series MPU bus | CS1 | CS2 | A0 | Е | R/W | D7 to D0 | |
| L: 80 series MPU bus | CS1 | CS2 | A0 | RD | WR | D7 to D0 | |

In addition, the data bus signal can be identified according to the combinations of the A0, $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/W) signals as listed in Table 3.

| Table 3 | | | | | | | | |
|---------|-----------|-----------|----|------------------------------|--|--|--|--|
| Common | 68 series | 80 series | | | | | | |
| A0 | R/W | RD | WR | Function | | | | |
| 1 | 1 | 0 | 1 | Display data read | | | | |
| 1 | 0 | 1 | 0 | Display data write | | | | |
| 0 | 1 | 0 | 1 | Status read | | | | |
| 0 | 0 | 1 | 0 | Control data write (command) | | | | |

Serial interface

When the serial interface is selected (P/S=LOW), the serial data entry (SI) and serial clock input(SCL) can be accepted with the chip in the non-active state ($\overline{CS1}$ =LOW or CS2=HIGH. The serial interface consists of an 8-bit shift register and a 3-bit counter. Serial data is fetched from the serial data entry pin in the order of D7, D6, ..., and D0 on the leading edge of the serial clock and

converted into 8-bit parallel data on the leading edge of the 8th serial clock, then processed.

Whether to identify that the serial data entry is display data or command is judged by the A0 input, and A0=HIGH indicates display data and A0=LOW indicates the command. After the chip is set to the non-active state, the A0 input is read and identified at the timing on the $8 \times$ n-th leading edge of the serial clock. Fig. 1 shows the signal chart of the serial interface.



- When the chip is in the non-active state, both the shift register and counter are reset to the initial state.
- Cannot be read for the serial interface.
- For the SCL signal, pay careful attention to the terminating reflection of lines and external noise. The operation confirmation using actual equipment is recommended.

Chip select

The S1D15705 series has two chip select pins $\overline{CS1}$ and CS2 and enables the MPU interface or serial interface only when $\overline{CS1}$ =LOW and CS2=HIGH.

When Chip Select is in the non-active state, <u>D0</u> to D7 are in the high impedance state and the A0, RD, and \overline{WR} inputs become invalid. When the serial interface is selected, the shift register and counter are reset.

Display data RAM and internal register access

Since the S1D15705 series access viewed from the MUP side satisfies the cycle time and does not require the wait time, high-speed data transfer is enabled.

The S1D15705 series performs a kind of inter-LSI pipeline processing through the bus holder attached to the internal data bus when it performs the data transfer with the MPU.

For example, when data is written on the display data RAM, the data is first held in the bus holder and written

on the display data RAM up to the next data write cycle. Further, when the MPU reads the contents of display data RAM, the read data at the first data read cycle (dummy) is held in the bus holder and read on the system bus from the bus holder up to the next data read cycle. The read sequence of the display data RAM is restricted. When the address is set, note that the specified address data is not output to the subsequent read instruction and output at the second data read. Therefore single dummy read is required after the address set and write cycle. Fig. 2 shows this relationship.

Busy flag

When the busy flag is "1", it indicates that the S1D15705 series is performing an internal operation, and only the status read instruction can be accepted. The busy flag is output to the D7 pin using the status read command. If the cycle time (tCYC) is ensured, the MPU throughput can be improved greatly since this flag needs not be checked before each command.

S1D15705 Series

• Write



Fig. 2

Display Data RAM

Display data RAM

This display data RAM stores display dot data and consists of 65 (8 pages \times one 8 bit + 1) \times 200 bits. Desired bits can be accessed by specifying page and column addresses.

Since the MPU display data D7 to D0 correspond to the common direction of the liquid crystal display, the restrictions at display data transfer is reduced and the





Besides, the read/write operation to the display data RAM is performed through the I/O buffer from the MPU side independently of the liquid crystal drive signal read. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.



| F | iα | 3 |
|---|-----|---|
| | ıy. | 0 |

Page address circuit

As shown in Fig. 4, the page address of the display data RAM is specified using the page address set command. To access the data using a new page, the page address is respecified.

The page address 8 (D3,D2,D1,D0=1,0,0,0) is an indicator dedicated RAM area and only the display data D0 is valid.

Column address circuit

As shown in Fig. 4, an address on the column side of the display data RAM is specified using the column address set command. Since the specified address is incremented

by 1 whenever the display data read/write command is input, the MPU can successively access the display data.

Besides, the column address stops the increment at the column C7H. Since the column and page addresses are independent each other, for example, the page and column addresses need to be respecified respectively to move from the column C7H of page 0 and column 00H. Further, as shown in Fig. 4, the correspondence relationship between the column address of the display data RAM and the segment address can be reversed using the ADC command (segment driver direction select command). Therefore the IC assignment restrictions at LCD module assembly are reduced.

| Та | b | le | 4 |
|----|---|----|---|
| | | | |

| | S1D1 | 5705**** | S1D15707***** / S1D15708**** | | |
|------------|--------------|---------------------------------|------------------------------|--------------------------------|--|
| SEG output | SEG0 | SEG167 | SEG0 | SEG199 | |
| ADC "0" | 0 (H)→ Colum | nn Address \rightarrow A7 (H) | 0 (H)→ Colum | h Address \rightarrow C7 (H) | |
| (D0) "1" | C7 (H)←Colum | nn Address← 20 (H) | C7 (H)←Columi | h Address \leftarrow 0 (H) | |

Line address circuit

When displaying contents of the display data RAM, the line address circuit is used for specifying the corresponding addresses. See Figure 4. Using the display start line address set command, the top line is normally selected (when the common output state is normal, COM0 is output. And, when reversed, the S1D15705***** outputs COM63, S1D15707***** outputs COM31 and S1D15708****outputs COM15). For the S1D15705*****, the display area of 65 lines is secured starting from the specified display start line address in the address incrementing direction. And, 33 lines are provided for the S1D15707*****, 17 lines are provided for the S1D15708*****. Dynamically changing the line address using the display start line address set command enables screen scrolling and page change.



Fig. 4



Fig. 4-2

Display data latch circuit

The display data latch circuit is a latch that temporarily stores the display data output from the display data RAM to the liquid crystal drive circuit.

Since the Display Normal Rotation/Reversal, Display ON/OFF, and Display All Lighting ON/OFF commands control the data in this latch, the data within the display data RAM is not changed.

Oscillator Circuit

This oscillator circuit is a CR type oscillator and generates display clocks. The oscillator circuit is valid only when M/S=HIGH and CLS=HIGH and starts oscillation after the Built-in Oscillator Circuit ON command is entered. When CLS=LOW, the oscillation is stopped and the display clocks are entered from the CL pin.

Display Timing Generator Circuit

This display timing generator circuit generates timing signals from the display clocks to the line address circuit and the display latch circuit. It latches the display data to the display data latch circuit and outputs it to the segment drive output pin by synchronizing to the display clocks. The read operation of display data to the liquid crystal drive circuit is completely independent of the access to the display data RAM from the MPU. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.

The circuit also generates the internal common timing, liquid crystal alternating current signal (FR), and synchronous signal (SYNC) from the display clocks.

As shown in Fig. 5, the FR normally generates the drive waveforms in the 2-frame alternating current drive system to the liquid crystal drive circuit. It can generate n-line reversal alternating current drive waveforms by setting data (n-1) to the n-line reversal drive register. If a display quality problem such as crosstalk occurs, it can be improved by using the n-line reversal alternating current drive waveforms. Determine the number of lines (n) to which alternating current is applied by actually displaying the liquid crystal.

SNYC is a signal that synchronizes the line counter and common timing generator circuit to the SYNC signal output side IC. Therefore the SYNC signal becomes a waveform at a duty ratio of 50% that synchronizes to the frame synchronization.

When the S1D15705 series is used for the multiple chip configuration, the slave side needs to supply the display timing signals (FR, SYNC, CL, and DOF) from the master side.

Table 5 shows the state of FR, SYNC, CL, or $\overline{\text{DOF}}$.

| Operation mode | FR | SYNC | CL | DOF |
|--|--------|--------|--------|--------|
| Master (M/S=HIGH) Built-in oscillator circuit valid (CLS=HIGH) | Output | Output | Output | Output |
| Built-in oscillator circuit invalid (CLS=LOW) | Output | Output | Input | Output |
| Slave (M/S=LOW) Built-in oscillator circuit valid (CLS=HIGH) | Input | Input | Input | Input |
| Built-in oscillator circuit invalid (CLS=LOW) | Input | Input | Input | Input |

Table 5

2-frame alternating current drive waveforms





n-line reversal alternating current drive waveforms (Example of n=5: when the line reversal register is set to 4)



Common Output State Selection Circuit

The S1D15705 series can set the scanning direction of the COM output using the common output state selection command (see Fig. 6). Therefore the IC assignment restrictions at LCD module assembly are reduced.

Table 6

| State | COM scanning direction | | | | | | | | | | | |
|-----------------|------------------------|---------------|--------|-------------------|---------------|--------|--------|---------------|--------|------|-------|------|
| | S1D15705**** | | | S1D15705***** S1D | | | S1D1 | 5707 | **** | S1D1 | 5708: | **** |
| Normal rotation | COM 0 | \rightarrow | COM 63 | COM 0 | \rightarrow | COM 31 | COM 0 | \rightarrow | COM 15 | | | |
| Reversal | COM 63 | \rightarrow | COM 0 | COM 31 | \rightarrow | COM 0 | COM 15 | \rightarrow | COM 0 | | | |

Liquid Crystal Drive Circuit

These are a 233-channel (S1D15705***** and S1D15707*****), a 217-channel (S1D15708*****) multiplexers that generate four voltage levels for liquid crystal drive. It outputs the liquid crystal drive voltage that corresponds to the combinations of the display data, COM scanning signal, and FR signal. Fig. 7 shows examples of the SEG and COM output waveforms.



Fig. 7

Power Supply Circuit

This power supply circuit is a low power supply consumption one that generates the voltage required for the liquid crystal drive and consists of a boosting circuit, voltage adjusting circuit, and voltage follower circuit. It is valid only at master operation.

The power supply circuit ON/OFF controls the boosting

circuit, voltage adjusting circuit, and voltage follower circuit using the power supply control set command, respectively.

Therefore, it can also use the partial functions of the external power supply and built-in power supply together. Table 7 lists the functions that control 3-bit data using the power control set command and Table 8 lists the reference combinations.

| Table 7 | Deceription | of controlling hits | uning the neuron | a a netral a set a a mana a na |
|---------|-------------|---------------------|------------------|--------------------------------|
| Table / | Description | oi controllina biis | using the power | CONTOL SELCOMINADO |
| 100101 | Booonpaon | or controlling bito | adding and pomor | oond of oot oon nand |

| | | State | | |
|----|---|-------|-----|--|
| | Item | "1" | "0" | |
| D2 | Boosting circuit control bit | ON | OFF | |
| D1 | Voltage adjusting circuit (V adjusting circuit) control bit | ON | OFF | |
| D0 | Voltage follower circuit (V/F circuit) control bit | ON | OFF | |

| Status of use | D2 | D1 | D0 | Boosting circuit | V adjusting circuit | V/F circuit | External voltage input | Boosting system pin |
|--|----|----|----|---------------------|------------------------|----------------|------------------------|------------------------|
| Built-in power supply used | 1 | 1 | 1 | 0 | 0 | 0 | VSS2 | Used |
| ② V adjusting circuit and V/F circuit only | 0 | 1 | 1 | Х | 0 | 0 | Vout, Vss2 | OPEN |
| ③ V/F circuit only | 0 | 0 | 1 | Х | Х | 0 | V5, VSS2 | OPEN |
| ④ External power supply only | 0 | 0 | 0 | Х | Х | Х | V1 to V5 | OPEN |

Table 8 Reference combinations

• The boosting system pin indicates the CAP1+, CAP1-, CAP2+, CAP2-, or CAP3- pin.

• Although the combinations other than those listed in the above table are also possible, they cannot be recommended because they are not actual use methods.

Boosting circuit

The boosting circuit incorporated in the S1D15705 series enables the quadruple boosting, triple boosting, and double boosting of the VDD – VSS2 potential.

For the quadruple boosting, the VDD \leftrightarrow VSS2 potential is quadruple-boosted to the negative side and output to the VOUT pin by connecting the capacitor C1 between CAP1+ \leftrightarrow and CAP1-, between CAP2+ \leftrightarrow and CAP2-, between CAP1+ \leftrightarrow and CAP3-, and between VSS2 \leftrightarrow and VOUT.

For the triple boosting, the VDD \leftrightarrow VSS2 potential is

triple-boosted to the negative side and output to the Vout pin by connecting the capacitor C1 between CAP1+ \leftrightarrow and CAP1-, between CAP2+ \leftrightarrow and CAP2-, and between VSS2 \leftrightarrow and Vout and strapping both CAP3- and Vout pins.

For the double boosting, the VDD \leftrightarrow VSS2 potential is doubly boosted to the negative side and output to the VOUT pin by connecting the capacitor C1 between CAP1+ \leftrightarrow and CAP1-, and between VSS2 \leftrightarrow , setting CAP2+ to OPEN, and VOUT and strapping CAP2-, CAP3-, and VOUT pins.

Fig. 8 shows the relationships of boosting potential.



Fig. 8

• Set the VSS2" voltage range so that the voltage of the VOUT pin cannot exceed the absolute maximum ratings.

Voltage adjusting circuit

The boosting voltage generated in VOUT outputs the liquid crystal drive voltage V5 through the voltage adjusting circuit.

Since the S1D15705 series incorporates a high-accuracy constant power supply, 64-step electronic control function, and V5 voltage adjusting resistor, a high-accuracy voltage adjusting circuit can eliminate and save parts.

(A) When using the V5 voltage adjusting built-in resistor The liquid crystal power supply voltage V5 can be controlled only using the command without an external resistor and the light and shade of liquid crystal display be adjusted by using the V5 voltage adjusting built-in resistor and the electronic control function.

The V5 voltage can be obtained according to Expression A-1 within the range of |V5| < |VOUT|.

$$V_{5} = \left(1 + \frac{Rb}{Ra}\right) \cdot V_{EV}$$

$$= \left(1 + \frac{Rb}{Ra}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$

$$\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG} \right]$$
(Expression A-1)





VREG is a constant voltage source within an IC, and the value at Ta=25 °C is constant as listed in Table 9.

| | Table 9 |) | | |
|-----------------------|-------------------------|--------|------|------|
| Device | Temperature gradient | Unit | Vreg | Unit |
| Internal power supply | -0.05 | [%/°C] | -2.1 | [V] |

 α indicates an electronic control command value. Setting data in a 6-bit electronic control register enters one state among 64 states. Table 10 lists the values of α based on the setup of the electronic control register.

| Table 10 | | | | | | | | | | |
|----------|-----------|----|----|----|-----------|----|--|--|--|--|
| D5 | D4 | D3 | D2 | D1 | D0 | α | | | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 63 | | | | |
| 0 | 0 | 0 | 0 | 0 | 1 | 62 | | | | |
| 0 | 0 | 0 | 0 | 1 | 0 | 61 | | | | |
| | | | | | | ÷ | | | | |
| 1 | 1 | 1 | 1 | 0 | 1 | 2 | | | | |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | | | | |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | | | | |

Rb/Ra indicates the V5 voltage adjusting built-in resistance ratio and can be adjusted into eight steps using the V5 voltage adjusting built-in resistance ratio set command. The reference values of the (1+Rb/Ra) ratio are obtained as listed in Table 11 by setting 3-bit data in the V5 voltage adjusting built-in resistance ratio register.

| | | | S1D15705**** | S1D15707*****/ S1D15708***** | | | |
|----------|----|----|---|---|--|--|--|
| Register | | | Device per temperature gradient [Unit: %/°C] | Device per temperature gradient [Unit: %/°C] | | | |
| D2 | D1 | D0 | -0.05 | -0.05 | | | |
| 0 | 0 | 0 | 4.5 | 3.0 | | | |
| 0 | 0 | 1 | 5.0 | 3.5 | | | |
| 0 | 1 | 0 | 5.5 | 4.0 | | | |
| 0 | 1 | 1 | 6.0 | 4.5 | | | |
| 1 | 0 | 0 | 6.5 | 5.0 | | | |
| 1 | 0 | 1 | 7.0 | 5.5 | | | |
| 1 | 1 | 0 | 7.6 | 6.0 | | | |
| 1 | 1 | 1 | 8.1 | 6.5 | | | |

Table 11 (Reference values)

It is necessary to take a manufacturing deviation of upto $\pm 7\%$ of the built-in resistance ratio into consideration. When this is not permissible, supplement external Ra and Rb to ajdust the V5 voltage.

Figs. 10 show the V5 voltage reference values per temperature gradient device based on the values of the V5 voltage adjusting built-in resistance ratio register and electronic control register at Ta=25°C.



 V_5 voltage based on the values of V_5 voltage adjusting built-in resistance ratio register and electronic control register



Fig. 10-2 S1D15707*****, S1D15708***** Temperature gradient = -0.05%/°C device

V5 voltage based on the values of V5 voltage adjusting built-in resistance ratio register and electronic control register

*S1D15708 should be used in system operating voltage ranges. (V5–VDD = -10V or V5–VDD=less than -10V)

<Setting example: S1D15705**** When setting V5 = -9 V at Ta=25°C> From Fig. 8 and Expression A-1.

| | | Table 12 | | | | | | | | |
|----------------------|----|----------|----|----|----|----|--|--|--|--|
| | | Register | | | | | | | | |
| Description | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
| V5 voltage adjusting | - | - | - | 0 | 1 | 0 | | | | |
| electronic control | 0 | 1 | 1 | 0 | 0 | 1 | | | | |

In this case, Table 13 lists the V5 voltage variable range and pitch width using the electronic control function.

| | | | Table 13 | | | |
|----------------|-------|----|----------|----|------|------|
| V5 | Min. | | Тур. | | Max. | Unit |
| Variable range | -11.6 | to | -9.3 | to | -7.1 | [V] |
| Pitch width | | | 67 | | | [mV] |

(B) When using the external resistor (not using the V5 voltage adjusting built-in resistor) ①

The liquid crystal power supply voltage V5 can also be set by adding the resistors (Ra' and Rb') between VDD and VR and between VR and V5 without the V5 voltage adjusting built-in resistor (IRS pin=LOW). Also in this case, the liquid crystal power supply voltage V5 can be controlled using the command and the light and shade of liquid crystal display can be adjusted by using the electronic control function. The V5 voltage can be obtained from Expression B-1 by setting the external resistors Ra' and Rb' within the range of |V5| < |VOUT|.

$$V_{5} = \left(1 + \frac{Rb'}{Ra'}\right) \cdot V_{EV}$$

$$= \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$

$$\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG} \right]$$
(Expression B-1)





<Setting example: S1D15705***** When setting V5=-7 V at Ta=25°C>

Set the value of the electronic control register as the intermediate value (D5, D4, D3, D2, D1, D0) = (1,0,0,0,0,0). From the foregoing we can establish the expression:

$$\alpha = 31$$

 $V_{REG} = -2.1V$

From Expression B-1, it follows that

$$V_{5} = \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG} \quad \text{(Expression B-2)}$$

$$-7V = \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$

Also, suppose the current applied to Ra' and Rb' is 5 μ A. $Ra' + Rb' = 1.4M\Omega$ (Expression B-2)

$$\frac{Rb}{Ra'} = 3.12$$
$$Ra' = 340k\Omega$$
$$Rb' = 1060k\Omega$$

In this case, Table 14 lists the V5 voltage variable range and pitch width using the electronic control function.

| | | | Table 14 | | | |
|----------------|------|----|----------|----|------|------|
| V5 | Min. | | Тур. | | Max. | Unit |
| Variable range | -8.6 | to | -7.0 | to | -5.3 | [V] |
| Pitch width | | | 52 | | | [mV] |

(C) When using the external resistor (not using the V5 voltage adjusting built-in resistor) ②In the use of the above-mentioned external resistor,

the liquid crystal power supply voltage V5 can also be set by adding the resistors to finely adjust Ra' and Rb'. Also in this case, the liquid crystal power supply voltage V5 can be controlled using the command and the light and shade of liquid crystal display can be adjusted by using the electronic control function. The V5 voltage can be obtained from the following expression C-1 by setting the external resistors R1, R2 (variable resistors), and R3 within the range of |V5| < |VOUT| and finely adjusting R2 (Δ R2).

$$V_{5} = \left(1 + \frac{R_{3} + R_{2} - \Delta R_{2}}{R_{1} + \Delta R_{2}}\right) \cdot V_{EV}$$
$$= \left(1 + \frac{R_{3} + R_{2} - \Delta R_{2}}{R_{1} + \Delta R_{2}}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$
$$\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG} \right] \quad \text{(Expression C-1)}$$



Fig. 12

<Setting example: S1D15705***** When setting V5=-5 to -9 V at Ta=25°C>

Set the value of the electronic control register as the intermediate value (D5, D4, D3, D2, D1, D0) = (1,0,0,0,0). From the foregoing we can establish the expression:

$$\alpha = 31$$
$$V_{REG} = -2.1V$$

When $\Delta R_{2}=0\Omega$, to obtain V5=-9 V from Expression C-1, it follows that

$$-9V = \left(1 + \frac{R_3 + R_2}{R_1}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$
(Expression C-2)

When $\Delta R2=R2$, to obtain V5=-5V, it follows that

$$-5V = \left(1 + \frac{R_3}{R_1 + R_2}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$
(Expression C-3)

Also, suppose the current applied between VDD and V5 is 5μ A.

$$R_1 + R_2 + R_3 = 1.4M\Omega$$

(Expression C-4)

It follows that Therefore from Expressions C-2, C-3, and C-4, we have

$$R_1 = 264k\Omega$$
$$R_2 = 211k\Omega$$
$$R_3 = 925k\Omega$$

In this case, Table 6-15 lists the V5 voltage variable range and pitch width using the electronic control function.

| | | | Table 15 | | | |
|----------------|------|----|----------|----|------|------|
| V5 | Min. | | Тур. | | Max. | Unit |
| Variable range | -8.7 | to | -7.0 | to | -5.3 | [V] |
| Pitch width | | | 53 | | | [mV] |

- When using the V5 voltage adjusting built-in resistor or electronic control function, the state where at least the voltage adjusting circuit and voltage follower circuit are operated together needs to be set using the power control set command. Also when the boosting circuit is OFF, the voltage needs to be applied from VOUT.
- The VR pin is valid only when the V5 voltage adjusting built-in resistor (IRS pin=LOW). Set the VR pin to OPEN when using the V5 voltage adjusting built-in resistor (IRS pin=HIGH).
- Since the VR pin has high input impedance, noise must be taken into consideration such as for short and shielded lines.

Liquid crystal voltage generator circuit

The V5 voltage is resistor-split within an IC and generates the V1, V2, V3, and V4 potentials required for the liquid crystal drive.

Further, the V1, V2, V3, and V4 potentials are impedanceconverted by the voltage follower and supplied to the liquid crystal drive circuit.

Using the bias set command allows you to select a desired bias ratio from 1/9 or 1/7 for the S1D15705***** and 1/6 or 1/5 for the S1D15707***** and S1D15708*****.

High power mode

The power supply circuit incorporated in the S1D15705 series has the ultra-low power consumption (normal mode: HPM=HIGH). Therefore the display quality

may be deteriorated in large load liquid crystal or panels. In this case, the display quality can be improved by setting HPM pin=LOW (high power mode). Whether to use the power supply circuit in this mode should need the display confirmation by actual equipment.

Besides, if the improvement is insufficient even for the high power mode setting, the crystal liquid drive power needs to be supplied externally.

Command sequence when the built-in power supply is turned off

To turn off the built-in power supply, set it in the power save state and then turn off the power supply according to the command sequence shown in Fig. 13 (procedure).

| Procedure | Description | Command address | | | | | | | | |
|----------------|--|-----------------|----|----|----|----|----|----|--------|---|
| | (Command, state) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| Step1 Step2 | Power save I Turning off the built -in power supply | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 1 | Power save command (Both stand-by and sleep can be useal) |

Fig. 13

Reference circuit examples

- 1 Built-in power supply used
- (1) When using the V5 voltage adjusting built-in resistor (Example of Vss2=Vss, quadruple boosting)



(2) When not using the V5 voltage adjusting built-in resistor (Example of Vss2=Vss, quadruple boosting)



- (2) Only the voltage adjusting circuit and V/F circuit used
- (1) When using the V5 voltage adjusting built-in resistor

(2) When not using the V5 voltage adjusting built-in resistor

Vdd IRS M/S Vss CAP3-Vss CAP1+ External CAP1-Power CAP2+ Supply CAP2-Vout V5 Vr Vdd Vdd C2 V1 C2 V2 C2 Vз

C2

C2

V4

V5

S1D15705 Series



③ Only the V/F circuit used



(4) Only the external power supply used Depending on all external power supplies



Common reference setting example At V5=-8 to -12 V variable

| Item | Setting value | Unit |
|------|---------------|------|
| C1 | 1.0 to 4.7 | μF |
| C2 | 0.01 to 1.0 | μF |

Fig. 14

- *1 Since the VR pin has high input impedance, it uses short and shielded wires.
- *2 C1 and C2 are determined according to the size of the LCD panel. Set a value so that the liquid crystal drive voltage can be stable.
 - [Setting example] Turn on the V adjusting circuit and the V/F circuit and apply external voltage.
 - Display LCD heavy load patterns like lateral stripes and determine C2 so that the liquid crystal drive voltages (V1 to V5) can be stable.
 - Then turn on all built-in power supplies and determine C1.
- *3 Capacity is connected in order to stabilize voltage between VDD and Vss power supplies.

*4 When the built-in V/F circuit is used to drive an LCD panel with heavy alternating or direct current load, we recommend that external resistance be connected in order to stabilize V/F outputs, or electric potentials, V1, V2, V3 and V4.



Fig. 15

*5 Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.

Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

- 1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
- 2. Suppress the resistance connecting to the power supply pin of the driver chip.
- 3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between VOUT and VSS2) of this IC are being switched over by use of the transistor with very low ON-resistance of about 10Ω . However, when installing the COG,

Adjust resistance value R4 to the optimal level by checking driving waveform displayed on the LCD.

Reference setting: $R_4 = 0.1$ to $1.0 [M\Omega]$

the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.

Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.

2. Connection of the smoothing capacitors for the liquid crystal drive

The smoothing capacitors for the liquid crystal driving potentials (V1. V2, V3 and V4) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause non-conformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally.

Reference value of the resistance is $100k\Omega$ to $1M\Omega$. Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.

Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 1.



Reset Circuit

When the $\overline{\text{RES}}$ input is set to the LOW level, this LSI enters each of the initial setting states

- 1. Display OFF
- 2. Display Normal Rotation
- 3. ADC Select: Normal rotation (ADC command D0=0)
- 4. Power Control Register: (D2,D1,D0)=(0,0,0)
- 5. Register Data Clear within Serial Interface
- LCD Power Supply Bias Ratio: S1D15705: 1/9 bias S1D15707/S1D15708: 1/6 bias
 n Lina Alternating Current Payors
- 7. n-Line Alternating Current Reversal Drive Reset
- Sleeve mode cancel (standby mode is not canceled)
 Display All Lighting OFF: (Display All Lighting ON/OFF command D0=LOW)
- 10. Built-in Oscillator Circuit stopped
- 11. Static Indicator OFF Static Indicator Register: (D1,D2)=(0,0)
- 12. Read Modify Write OFF
- 13. Display start line set to the first line
- 14. Column address set to address 0
- 15. Page address set to page 0
- 16. Common Output State Normal rotation
- 17. V5 Voltage Adjusting Built-in Resistance Ratio Register: (D2,D1,D0)=(0,0,0)
- Electronic Control Register Set Mode Reset Electronic Control Register* (D5, D4, D3, D2, D1, D0) = (1,0,0,0,0)
- 19. n-Line Alternating Current Reversal Register: (D3, D2, D1, D0) = (0, 0, 0, 0)
- 20. Test Mode Reset

Exemplary connection diagram 2.



On the other hand, when using the reset command, only the items 11 to 20 of the above-mentioned initial setting are executed.

When the power is turned on, the initialization using the $\overline{\text{RES}}$ pin is required. After the initialization using the $\overline{\text{RES}}$ pin, each input pin needs to be controlled normally. Besides, when the MPU control signal has high impedance, overcurrent may be applied to an IC. After turning on the power, take action so that the input pin cannot have high impedance.

The S1D15705 Series discharge electric charges of V5 and VOUT at RES pin is set to the LOW level. If external power supplies for driving <u>LCD</u> are used, do not input external power while the RES pin is set to the LOW level to prevent short-circuiting between the external power supplies and VDD.
7. COMMAND

The S1D15705 series identifies data bus signals according to the combinations of A0, $\overline{\text{RD}}(\text{E})$, and $\overline{\text{WR}}(\text{R}/\overline{\text{W}})$. Since the interpretation and execution of commands are performed only by the internal timing independently of external clocks, the S1D15705 performs high-speed processing that does not require busy check normally.

The 80 series MPU interface starts commands by inputting low pulses to the $\overline{\text{RD}}$ pin at read and to the $\overline{\text{WR}}$ pin at write operation. The 68 series MPU interface enters the read state when HIGH is input to the R/W pin. It enters the write state when LOW is input to the same pin. It starts commands by inputting high pulses to the E pin (for the timing, see the Timing Characteristics of Chapter 10). Therefore the 68 series MPU interface differs from the 80 series MPU interface in that $\overline{\text{RD}}(E)$ is set to "1 (H)" at status read and display data read in the Command Description and Command Table. The command description is given below by taking the 80 series MPU interface as an example. When selecting the serial interface, enter sequential data from D7.

Command description

(1) Display ON/OFF

This command specifies display ON/OFF.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|----|-------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Display ON |
| | | | | | | | | | | 0 | Display OFF |

For display OFF, the segment and common drivers output the VDD level.

(2) Display Start Line Set

This command specifies the display start line address of the display data RAM shown in Fig. 4. The display area is displayed for 65 lines for the S1D15705*****, 33 lines for the S1D15707***** and 17 lines for the S1D15708***** from the specified line address to the line address increment direction. When this command is used to dynamically change the line address, the vertical smooth scroll and page change are enabled. For details, see the Line address circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
|----|---------|-----------|----|----|----|----|--------------|----|----|----|--------------|
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | | | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | \downarrow | | | | \downarrow |
| | | | | | 1 | 1 | 1 | 1 | 1 | 0 | 62 |
| | | | | | 1 | 1 | 1 | 1 | 1 | 1 | 63 |

(3) Page Address Set

This command specifies the page address that corresponds to the low address when accessing the display data RAM shown in Fig. 4 from the MPU side. The display data RAM can access desired bits when the page address and column address are specified. Even when the page address is changed, the display state will not be changed. For details, see the Page address circuit of "Function Description".

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
|----|----------------|-----------|----|----|----|----|----|--------------|----|----|--------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | 0 | 0 | 0 | 1 | 1 |
| | | | | | | | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | | \downarrow | | | \downarrow |
| | | | | | | | 0 | 1 | 1 | 1 | 7 |
| | | | | | | | 1 | 0 | 0 | 0 | 8 |

(4) Column Address Set

This command specifies the column address of the display data RAM shown in Fig. 4. The column address is set (basically successively) by dividing it into high-order four bits and low-order four bits. Since the column address is automatically incremented by 1 whenever the display data RAM is accessed. The MPU can successively read/write the display data. The column address stops the increment at C7H. In this case, the page address is not changed successively. For details, see the Column address circuit of "Function Description".

| | A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------------------------|----|----------------|-----------|----|----|----|----|----|----|----|----|
| High-order bit $ ightarrow$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 |
| Low-order bit $ ightarrow$ | | | | | | | 0 | A3 | A2 | A1 | A0 |

| A7 | A6 | A5 | A 4 | A 3 | A2 | A1 | A0 | Column address |
|----|-----------|----|------------|--------------|----|-----------|-----------|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| | | | | \downarrow | | | | \downarrow |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 166 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 167 |
| | | | | \downarrow | | | | \downarrow |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 198 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 199 |

(5) Status Read

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|------|-----|----------|------|----|----|----|----|
| 0 | 0 | 1 | BUSY | ADC | ON/OFF R | ESET | 0 | 0 | 0 | 0 |

| BUSY | When BUSY=1, indicates an internal operation being done or reset. The command cannot be accepted until BUSY=0 is reached. However, if the cycle time is satisfied, the command needs not be checked. |
|--------|--|
| ADC | Indicates the correspondence relationship between the column address and segment driver. 0: Reversal (column address 199–n ↔ SEG n) 1: Normal rotation (column address n ↔ SEG n) (Reverses the polarity of ADC command.) |
| ON/OFF | ON/OFF: Specifies display ON/OFF 0: Display ON 1: Display OFF (Reverses the polarity of display ON/OFF command.) |
| RESET | Indicates the RES signal or that initial setting is being done using the reset command. 0: Operating state 1: Resetting |

(6) Display Data Write

This command writes 8-bit data to the specified address of the display data RAM. Since the column address is automatically incremented by 1 after the data is written, the MPU can successively write the display data.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|--------|-----|----|----|----|
| 1 | 1 | 0 | | | W | rite d | ata | | | |

(7) Display Data Read

This command reads the 8-bit data in the specified address of the display data RAM. Since the column address is automatically incremented by 1 after the data is written, the MPU can successively read the data consisting of multiple words.

Besides, immediately after the column address is set, dummy read is required one time. For details, see the description of the Display data RAM and internal register access of "Function Description".

When using the serial interface, the display cannot be read.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|-------|-----|----|----|----|
| 1 | 0 | 1 | | | Re | ead d | ata | | | |

(8) ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence relationship between the column address of the display RAM data shown in Fig. 4 and the segment driver output. Therefore the order of the segment driver output pin can be reversed using the command. After the display data is written and read, the column address is incremented by 1 according to the column address of Fig. 4. For details, see the Column address circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|----|-----------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Clockwise (normal rotation) |
| | | | | | | | | | | 1 | Counterclockwise (reversal) |

(9) Display Normal Rotation/Reversal

This command can reversal display lighting and non-lighting without overwriting the contents of display data RAM. In this case, the contents of display data RAM are held.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|----|---|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | LCD on potential (normal rotation) RAM data HIGH |
| | | | | | | | | | | 1 | LCD on potential (reversal) RAM data LOW |

(10) Display All Lighting ON/OFF

This command can forcedly make all display set in the lighting state irrespective of the contents of display data RAM. In this case, the contents of display data RAM are held.

This command has priority over the display normal rotation/reversal command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|----|----------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Normal display state |
| | | | | | | | | | | 1 | Display all lighting |

(11) LCD Bias Set

This command selects the bias ratio of the voltage required for liquid crystal drive. The command is valid when the V/ F circuit of the power supply circuit is operated.

| A0 | <u>E</u> RD | <u>R/W</u> WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | S S1D15705**** | elected state S1D15707***** / S1D15708***** |
|----|----------------|------------------|----|----|----|----|----|----|----|----|-------------------|--|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1/9 bias | 1/6 bias |
| | | | | | | | | | | 1 | 1/7 bias | 1/5 bias |

(12) Read Modify Write

This command is used together with the end command. Once this command is entered, the column address can be incremented by 1 only using the display data write command instead of being changed using the display read command. This state is held until the end command is entered. When the end command is entered, the column address returns to the address when the read modify write command is entered. This function can reduce the load of the MPU when repeatedly changing data for a specific display area such as a blinking cursor.

| A0 | <u>E</u> RD | <u>R/W</u> WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----------------|------------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

- * The commands other than Display Data Read/Write can be used even in Read Modify Write mode. However, the column address set command cannot be used.
- Sequence for cursor display



Fig. 16

(13) End

This command resets the Read Modify Write mode and returns the column address to the mode initial address.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |



Fig. 17

(14) Reset

This command initializes Display Start Line, Column Address, Page Address, Common Output State, V5 Voltage Adjusting Built-in Resistance Ratio, Electronic Control, and Static Indicator and resets the Read Modify Write mode and Test mode. This will not have any effect on the display data RAM. For details, see the Reset of "Function Description".

Reset operation is performed after the reset command is entered.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The initialization when the power is applied is performed using the reset signal to the $\overline{\text{RES}}$ pin. The reset command cannot be substituted for the signal.

(15) Common Output State Selection

This command can select the scanning direction of the COM output pin. For details, see the Common Output State Selection Circuit of "Function Description".

| | | Е | R/W | | | | | | | | | Selected state | | | | | | | |
|---|-----|----|-----|-----------|-----------|----|-----------|----|----|-----------|-----------|-----------------|--------------------------|--------|--------------------|--------------------------|--|--|--|
| A | 0 F | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | S1D15705***** | S1D157 | 07**** | S1D15708***** | | | |
| C |) | 1 | 0 | 1 | 1 | 0 | 0 | 0 | * | * | * | Normal rotation | $COM0 \rightarrow COM63$ | COM0 - | COM31 | C OM0 ightarrow COM15 | | | |
| | | | | | | | | 1 | | | | Reversal | $COM63 \rightarrow COM0$ | COM31 | \rightarrow COM0 | $COM15 \rightarrow COM0$ | | | |

*: Invalid bit

(16) Power Control Set

This command sets the function of the power supply circuit. For details, see the Power Supply Circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Selected state |
|----|---------|-----------|----|----|----|----|----|--------|--------|--------|---|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 1 | | | Boosting circuit: OFF Boosting circuit: ON |
| | | | | | | | | | 0 1 | | V adjusting circuit: OFF V adjusting circuit: ON |
| | | | | | | | | | | 0 1 | V/F circuit: OFF V/F circuit: ON |

(V/F circuit: Voltage follower circuit, V adjusting circuit: voltage adjusting circuit)

(17) V5 Voltage Adjusting Built-in Resistance Ratio Set

This command sets the V5 voltage adjusting built-in resistance ratio. For details, see the Power Supply Circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb to Ra ratio |
|----|---------|-----------|----|----|----|----|----|----|--------------|----|----------------|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Small |
| | | | | | | | | 0 | 0 | 1 | |
| | | | | | | | | 0 | 1 | 0 | |
| | | | | | | | | | \downarrow | | \downarrow |
| | | | | | | | | 1 | 1 | 0 | |
| | | | | | | | | 1 | 1 | 1 | Large |

(18) Electronic Control (2-Byte Command)

This command controls the liquid crystal drive voltage V5 output from the voltage adjusting circuit of the built-in liquid crystal power supply and can adjust the light and shade of liquid crystal display.

Since this command is a 2-byte command that is used together with the electronic control mode set command and electronic control register set command, always use both the commands consecutively.

• Electronic Control Mode Set

Entering this command validates the electronic control register set command. Once the electronic control mode is set, the commands other than the electronic control register set command cannot be used. This state is reset after data is set in the register using the electronic control register set command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

• Electronic Control Register Set

This command is used to set 6-bit data in the electronic volume register to allow the liquid crystal drive voltage V5 to enter one-state voltage value among 64-state voltage values.

After this command is entered and the electronic control register is set, the electronic control mode is reset.

| • • | E | R/W | | DA | | 54 | Da | Da | | DA | |
|-----|----|-----|----|----|----|----|--------------|----|----|----|--------------|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO | V5 |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 0 | 0 | Small |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 0 | 1 | |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 1 | 0 | |
| | | | | | | | \downarrow | | | | \downarrow |
| 0 | 1 | 0 | * | * | 1 | 1 | 1 | 1 | 1 | 0 | |
| 0 | 1 | 0 | * | * | 1 | 1 | 1 | 1 | 1 | 1 | Large |

When not using the electronic control function, set (1,0,0,0,0,0).

• Sequence of the electronic control register set



Fig. 18

(19) Static Indicator (2-Byte Command)

This command controls the indicator display of the static drive system. The static indicator display is controlled only using this command, and this command is independent of other display control commands.

The static indicator is used to connect the SYNC pin to one of its liquid crystal drive electrodes and the FRS pin to the other. For the electrodes used for the static indicator, the pattern separated from the electrodes for dynamic drive are recommended. When this pattern is too adjacent, the deterioration of liquid crystal and electrodes may be caused. Since the static indicator ON command is a 2-byte command that is used together with the static indicator register set command, always use both the commands consecutively. (The static indicator OFF command is a 1-byte command.)

• Static Indicator ON/OFF

Entering the static indicator ON command validates the static indicator register set command. Once the static indicator ON command is entered, the commands other than the static indicator register set command cannot be used. This state is reset after the data is set in the register using the static indicator register set command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Static indicator |
|----|---------|-----------|----|----|----|----|----|----|----|----|------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | OFF |
| | | | | | | | | | | 1 | ON |

• Static Indicator Register Set

This command sets data in the 2-bit static indicator register and sets the blinking state of the static indicator.

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Indicator display state |
|----|----------------|-----------|----|----|----|----|----|----|----|----|---|
| 0 | 1 | 0 | * | * | * | * | * | * | 0 | 0 | OFF |
| | | | | | | | | | 0 | 1 | ON (blinks at an interval of approximately 0.5 second.) |
| | | | | | | | | | 1 | 0 | ON (blinks at an interval of approximately one second.) |
| | | | | | | | | | 1 | 1 | ON (goes on at all times.) |

*: Invalid bit

• Sequence of Static Indicator Register Set



Fig. 19

(20) Power Save

This command makes the static indicator enter the power save state and can greatly reduce the power consumption. The power save state consists of the sleep state and stand-by state.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Power save state |
|----|---------|-----------|----|----|----|----|----|----|----|--------|-------------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 1 | Stand-by state Sleep state |

The operating state before the display data and power save activation is held in the sleep and stand-by states, and the display data RAM can also be accessed from the MPU.

• Sleep State

This command stops all the operations of LCD display systems, and can reduce the power consumption approximate to the static current when they are not accessed from the MPU. The internal state in the sleep state is as follows:

- (1) The oscillator circuit and the LCD power supply circuit are stopped.
- (2) All liquid crystal drive circuit is stopped and the segment and common drivers output the VDD level.

• Stand-by State

This command stops the operation of the duty LCD display system and operates only the static drive system for indicators. Consequently the minimum current consumption required for the static drive is obtained. The internal state in the stand-by state is as follows:

- (1) The LCD power supply circuit is stopped. The oscillator circuit is operated.
- (2) The duty drive system liquid crystal drive circuit is stopped and the segment and common drivers output the VDD level. The static drive system is operated.
 - * When using external power supplies, it is recommended that the function of the external power supply circuit should be stopped at power save activation. For example, when providing each level of the liquid crystal drive voltage using a stand-alone split resistor circuit, it is recommended that the circuit which cuts off the current applied to the split resistor circuit should be added at power save activation. The S1D15705 series has the liquid crystal display blanking control pin DOF and is set to LOW at power save activation. The function of the external power supply circuit can be stopped using the DOF output.

(21) Power Save Reset

This command resets the power save state and returns the state before power save activation.

| A0 | <u>E</u> RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----------------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |

(22) n-Line Reversal Drive Register Set

This command sets the number of reversal lines of the liquid crystal drive in the register. 2 to 16 lines can be set. For details, see the Display Timing Generator Circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line of reversal lines |
|----|---------|-----------|----|----|----|----|----|----|--------------|----|------------------------|
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | |
| | | | | | | | 0 | 0 | 0 | 1 | 2 |
| | | | | | | | 0 | 0 | 1 | 0 | 3 |
| | | | | | | | | | \downarrow | | \downarrow |
| | | | | | | | 1 | 1 | 1 | 0 | 15 |
| | | | | | | | 1 | 1 | 1 | 1 | 16 |

(23) n-Line Reversal Drive Reset

This command resets the n-line reversal alternating current drive and returns to the normal 2-frame reversal alternating current drive system. The value of the n-line reversal alternating current drive register is not changed.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

(24) Built-in Oscillator Circuit ON

This command starts the operation of the built-in CR oscillator circuit. This command is valid only for the master operation (M/S=HIGH) and built-in oscillator circuit valid (CLS=HIGH).

| A0 | E RD | <u>R/W</u> WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|------------------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |

(25) NOP

Non-OPeration

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

(26) Test

<u>IC chip</u> test command. Do not use this command. If the test command is used incorrectly, it can be reset by setting the RES input to LOW or by using the reset command or NOP.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|----|---------|-----------|----|----|----|----|----|----|----|----|----------------|
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * | *: Invalid bit |

(Note) Although the S1D15705 series holds the command operating state, it may change the internal state if excessive foreign noise is entered. Such action that suppresses the generation of noise and prevents the effect of noise needs to be taken on installation and systems. Besides, to prevent sudden noise, it is recommended that the operating state should periodically be refreshed.

| | | Та | able | 16 5 | 61D | 157 | 705 | Ser | ies | Со | mma | ands | 3 |
|------|--|-----------|------|------|-----|-----------|-----|-------|----------------|--------------------|---------------------|----------------|---|
| | | | | | С | om | man | nd c | ode | | | | |
| | Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function |
| (1) | Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | LCD display ON/OFF 0: OFF, 1: ON |
| (2) | Display Start Line Set | 0 | 1 | 0 | 0 | 1 | D | ispla | ay s | tart | addı | ress | Sets the display start line address of the display RAM. |
| (3) | Page Address Set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | | Pa Add | ge ress | | Sets the page address of the display RAM. |
| (4) | Column Address Set High-Order Bit | 0 | 1 | 0 | 0 | 0 | 0 | 1 | H | igh Coli add | orde umn ress | er | Sets the high-order four bits of the column address of the display RAM. |
| | Low-Order Bit | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | ow Coli add | umn ress | ſ | the column address of the display RAM. |
| (5) | Status Read | 0 | 0 | 1 | | Sta | tus | | 0 | 0 | 0 | 0 | Reads the status information. |
| (6) | Display Data Read | 1 | 1 | 0 | | | W | /rite | data | а | | | Writes data on the display RAM. |
| (7) | Display Data Write | 1 | 0 | 1 | | | R | ead | dat | а | | | Reads data from the display RAM. |
| (8) | ADC Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Supports the SEG output of the display RAM address. 0: normal rotation, 1: Reversal |
| (9) | Display Normal Rotation/Reversal | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 | LCD display normal rotation/ reversal 0: normal rotation, 1: Reversal |
| (10) | Display All Lighting ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Display all lighting 0: normal display, 1: All ON |
| (11) | LCD Bias Set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | Sets the LCD drive voltage bias ratio. S1D15705***** 0: 1/9, 1: 1/7, S1D15707***** 0: 1/6, 1: 1/5 |
| (12) | Read Modify Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments the column address. At write operation: By 1, at read: 0 |
| (13) | End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Resets Read Modify Write. |
| (14) | Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Internal resetting |
| (15) | Common Output State Selection | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | Selects the scanning direction of the COM output. 0: Normal rotation, 1: Reversal |
| (16) | Power Control Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | oerat stat | ting e | Selects the state of the built-in power supply |
| (17) | V5 Voltage Adjusting Internal Resistance Ratio Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Re rat | sista io se | ance etting | Selects the state of the built-in resistance ratio (Rb/Ra). |
| (18) | Electronic Control | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | |
| | Mode Set Electronic Control Register Set | 0 | 1 | 0 | * | * | | E | lecti ontro | roni ol va | c alue | | Sets the V5 output voltage in the electronic register. |
| (19) | Static Indicator ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0: OFF, 1: ON |
| | Static Indicator Register Set | 0 | 1 | 0 | * | * | * | * | * | * | St | 1 tate | Sets the blinking state. |
| (20) | Power Save | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 1 | Moves to the power save state. 0: Stand-by, 1: Sleep |
| (21) | Power Save Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | Resets power save. |
| (22) | n-Line Reversal Drive Register Set | 0 | 1 | 0 | 0 | 0 | 1 | 1 | N re | lum ever | ber (sal L | of Line | Sets the number of line reversal drive lines. |
| (23) | n-Line Reversal Drive Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | Resets the line reversal drive. |
| (24) | Built-in Oscillator Circuit ON | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Starts the operation of the built-in CR oscillator circuit. |
| (25) | NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | Non-Operation command |
| (26) | Test | 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * | Do not use the IC chip test command. |

*: Invalid bit

8. COMMAND SETTING

Instruction Setup: Reference

(1) Initial Setting



Notes: Reference items

- *1: If external power supplies for driving LCD are used, do not supply voltage on VOUT or V5 pin during the period when RES = LOW. Instead, input voltage after releasing the reset state.
 6. Function Description "Reset Circuit"
- *2: The contents of DDRAM are not defined even in the initial setting state after resetting. 6. Function Description Section "Reset Circuit"
- *3: 7. Command Description Item (24) Built-in oscillator circuit ON
- *4: 7. Command Description Item (11) LCD bias set
- *5: 7. Command Description Item (8) ADC select
- *6: 7. Command Description Item (15) Common output state selection
- *7: 6. Function Description Section "Display Timing Generator Circuit", 7. Command Description Item (22) n-Line Reversal Register Set
- *8: 6. Function Description Section "Power Supply Circuit" and 7. Command Description Item (17) V5 Voltage Adjusting Built-in Resistance ratio Set
- *9: 6. Function Description Section "Power Supply Circuit" and 7. Command Description Item (18) Electronic Control
- *10: 6. Function Description Section "Power Supply Circuit" and 7. Command Description Item (16) Power Control Set

(2) Data Display



Notes: Reference items

- *11: 7. Command Description Item (2) Display Start Line Set
- *12: 7. Command Description Item (3) Page Address Set
- *13: 7. Command Description Item (4) Column Address Set
- *14: The contents of DDRAM is not defined after completing initial setting. Enter data in each DDRAM to be used for display.
 - 7. Command Description Item (6) Display Data Write
- *15: Avoid activating the display function with entering space characters as the data if possible.
 - 7. Command Description Item (1) Display ON/OFF

(3) Refresh *16



Notes: Reference items

*16: It is recommended that the operating modes and display contents be refreshed periodically to prevent the effect of unexpected noise.

(4) Power OFF *17



Notes: Reference items

- *17: This IC is a VDD VSS power system circuit controlling the LCD driving circuit for the VDD V5 power system. Shutting of power with voltage remaining in the VDD V5 power system may cause uncontrolling voltage to be output from the SEG and COM pins. Follow the Power OFF sequence.
- *18: 7. Command Description Item Power Saving
- *19: When external power supplies for driving LCD are used, turn all external power supplies off before entering reset state.

6. Function Description Item Reset Circuit

*20: The reference value for the threshold voltage of the LCD panel is 1 [V]. When the built-in power circuit is used, the discharge time, tH, or the time interval between the point when the reset state has started and the point when voltage between VDD and V5 becomes 1 [V] depends on the VDD – VSS power voltage and the capacity C2 connected between V1 – V5 and VDD.





Set up tL so that the relationship, tL > tH, is maintained. A state of tL < tH may cause faulty display.





If command control is disabled when power is OFF, take action so that the relationship, $t_L > t_H$, is maintained by measures such as making the trailing characteristic of power (VDD – VSS) longer.

Fig. 22

9. ABSOLUTE MAXIMUM RATINGS

| Iter | n | Symbol | Specifi | catio | on value | Unit |
|--------------------------|-----------------------|----------------|---------|-------|----------|------|
| Power supply voltage | | Vdd | -0.3 | to | +7.0 | V |
| Power supply voltage (2) | | | -7.0 | to | +0.3 | |
| (Based on VDD) | At triple boosting | Vss2 | -6.0 | to | +0.3 | |
| | At quadruple boosting | | -4.5 | to | +0.3 | |
| Power supply voltage (3) | (Based on VDD) | V5, Vout | -20.0 | to | +0.3 | |
| Power supply voltage (4) | (Based on VDD) | V1, V2, V3, V4 | V5 | to | +0.3 | |
| Input voltage | | Vin | -0.3 | to | Vdd+0.3 | |
| Output voltage | | Vo | -0.3 | to | Vdd+0.3 | |
| Operating temperature | | Topr | -40 | to | +85 | °C |
| Storage temperature | ТСР | TSTR | -55 | to | +100 | |
| | Bare chip | | -55 | to | +125 | |



Vss=0 V unless specified otherwise



System (MPU) side

S1D15705 side

Fig. 23

- (Notes) 1. The values of the VSS2, V1 to V5, and VOUT voltages are based on VDD=0 V.
 2. The V1, V2, V3, and V4 voltages must always satisfy the condition of VDD≥V1≥V2≥V3≥V4≥V5.
 3. The VSS2 and VOUT voltages must always satisfy the condition of VDD≥VSS≥VSS2≥VOUT.
 4. When LSI is used exceeding the absolute maximum ratings, the LSI may be damaged permanently. Besides, it is desirable that the LSI should be used in the electrical characteristics condition for normal operation. If this condition is exceeded, the LSI may malfunction and have an adverse effect on the reliability of the LSI.

10. DC CHARACTERISTICS

| | | | | | Specifi | ication v | /alue | | Applicable |
|---------------|-----------------|--------|-----------------------|----------------|---------|-----------|---------|------|------------|
| | Item | Symbol | Conditio | on | Min. | Тур. | Max. | Unit | pin |
| Operating | voltage (1) | Vdd | S1D15705*03**/ | S1D15707*03** | 2.4 | | 3.6 | V | Vdd *1 |
| | | Vdd | S1D15705*00**/ | S1D15707*00** | 3.6 | — | 5.5 | | Vdd *1 |
| | | | /S1D15708*00* | * | | | | | |
| Operating | voltage (2) | Vss2 | (Based on VDD) | | -6.0 | — | -1.8 | | Vss2 |
| Operating | voltage (3) | V5 | S1D15705***** | (Based on VDD) | -18.0 | | -4.5 | | V5 *2 |
| | | V5 | S1D15707***** | (Based on VDD) | -16.0 | — | -4.5 | | V5 *2 |
| | | V5 | S1D15708***** | (Based on VDD) | -10.0 | — | -4.5 | | V5 *2 |
| | | V1, V2 | (Based on VDD) | 1 | 0.4×V5 | — | Vdd | | V1, V2 |
| | | V3, V4 | (Based on VDD) | | V5 | — | 0.6×V5 | | V3, V4 |
| High level i | nput voltage | VIHC | | | 0.8×Vdd | | Vdd | | *3 |
| Low level in | nput voltage | VILC | | | Vss | — | 0.2×Vdd | | *3 |
| High level | output voltage | Vонс | Іон=–0.5mA | | 0.8×Vdd | — | Vdd | | *4 |
| Low level of | output voltage | Volc | IoL=0.5mA | | Vss | — | 0.2×Vdd | | *4 |
| Input leak of | current | L | VIN=VDD or Vss | | -1.0 | — | 1.0 | μΑ | *5 |
| Output leal | c current | Ilo | | | -3.0 | — | 3.0 | | *6 |
| Liquid crys | tal driver | Ron | Ta=25°C | V5=-14.0V | — | 2.0 | 3.5 | kΩ | SEGn |
| On resis | stance | | (Based on VDD) | V5=-8.0V | — | 3.2 | 5.4 | | COMn *7 |
| Static curre | ent consumption | Issq | | | _ | 0.01 | 5 | μΑ | Vss, Vss2 |
| Output leal | c current | l5Q | V5=-18.0V (Bas | ed on VDD) | — | 0.01 | 15 | | V5 |
| Input pin ca | apacity | CIN | Ta=25°C, f=1M⊦ | lz | — | 5.0 | 8.0 | рF | |
| Oscillating | Built-in | fosc | Ta=25°C | | 18 | 22 | 26 | | *8 |
| frequency | oscillation | | | | | | | | |
| | External input | fc∟ | Ta=25°C, S1D1 | 5705**** | 4.5 | 5.5 | 6.5 | kHz | CL *8 |
| | | | Ta=25°C, S1D15707**** | | 2.25 | 2.75 | 3.25 | | CL *8 |
| | | | Ta=25°C, S1D1 | 5708**** | 1.13 | 1.38 | 1.63 | | CL *8 |

Table 18

Unless otherwise specified, Vss=0 V, Ta=-40 to 85°C

Table 19

| | ltom | Symbol Condition | | | Specif | ication v | alue | Unit | Applicable |
|-------|---------------------------|------------------|--------------------|------------------------------------|--------|-----------|-------|------|------------|
| | item | Symbol | Conditi | on | Min. | Тур. | Max. | Unit | pin |
| t. | Input voltage | VSS2 | At triple boosting | g | -6.0 | — | -1.8 | V | Vss2 |
| cui | | | (Based on VDD) | | | | | | |
| Cİ | | VSS2 | At quadruple bo | osting | -4.5 | — | -1.8 | | Vss2 |
| Ъ | | | (Based on VDD) | | | | | | |
| dng | Boosting output voltage | Vout | (Based on VDD) | -20.0 | — | — | | Vout | |
| 5 | Voltage adjusting circuit | Vout | (Based on VDD) | -20.0 | — | -6.0 | | Vout | |
| Ň | operating voltage | | | | | | | | |
| d | V/F circuit operating | V5 | S1D15705**** | (Based on VDD) | -18.0 | — | -4.5 | | V5 *9 |
| IT-ir | voltage | V5 | S1D15707***** | (Based on VDD) | -16.0 | — | -4.5 | | V5 *9 |
| Bui | | V5 | S1D15708**** | (Based on VDD) | -10.0 | — | -4.5 | | V5 *9 |
| | Reference voltage | VREG0 | Ta=25°C, | –0.05%/°C | -2.04 | -2.10 | -2.16 | | *10 |

[*: see Page 61.]

Dynamic current consumption value (1) During display operation and built-in power supply OFF Current values dissipated by the whole IC when the external power supply is used

| Table 20-1 Display | All White | | | | | | Ta=25°C |
|--------------------|-----------|-------------------------|------|-----------|---------|------|---------|
| lt e re | Symbol | Condition | Spe | cificatio | n value | | Demerke |
| item | Symbol | Condition | Min. | Тур. | Max. | Unit | Remarks |
| S1D15705*00** | IDD | VDD=5.0V, V5-VDD=-11.0V | — | 22 | 37 | μΑ | *11 |
| S1D15705*03** | (1) | VDD=3.0V, V5-VDD=-11.0V | _ | 22 | 37 | | |
| S1D15707*00** |] | VDD=5.0V, V5-VDD=-8.0V | | 8 | 14 | 1 | |
| S1D15707*03** |] | VDD=3.0V, V5-VDD=-8.0V | | 8 | 14 | 1 | |
| S1D15708*00** | | VDD=5.0V, V5-VDD=-6.0V | | 4 | 7 | | |

Table 20-1 Display All White

Table 20-2 Display Checker Pattern

| lt e ree | Cumb al | Condition | Spe | cificatio | n value | Unit | Remarks |
|---------------|---------|-------------------------|------|-----------|---------|------|---------|
| item | Symbol | Condition | Min. | Тур. | Max. | Unit | Remarks |
| S1D15705*00** | IDD | Vdd=5.0V, V5-Vdd=-11.0V | — | 33 | 55 | μΑ | *11 |
| S1D15705*03** | (1) | Vdd=3.0V, V5-Vdd=-11.0V | — | 32 | 54 | | |
| S1D15707*00** | | Vdd=5.0V, V5-Vdd=-8.0V | | 14 | 24 | | |
| S1D15707*03** | | Vdd=3.0V, V5-Vdd=-8.0V | | 14 | 24 | | |
| S1D15708*00** | | VDD=5.0V, V5-VDD=-6.0V | | 5 | 9 | | |

Dynamic current consumption value (2) During display operation and built-in power supply ON Current values dissipated by the whole IC containing the built-in power supply circuit

| Table 21-1 Display Checker Pattern | n |
|------------------------------------|---|
|------------------------------------|---|

| lt e re | Cumb al | Cond | O a se alliti a se | | | n value | l lmit | Dementer |
|---------------|---------|--------------------|--------------------|----------------|-----|---------|---------|----------|
| item | Symbol | Cond | ition | Min. Typ. Max. | | Unit | Remarks | |
| S1D15705*00** | IDD | Vdd=5.0V, | Normal mode | — | 73 | 122 | μΑ | *12 |
| | (2) | Triple boosting | | | | | | |
| | | V5-VDD=-11.0V | High power mode | — | 216 | 360 | | |
| S1D15705*03** | - | Vdd=3.0V, | Normal mode | _ | 92 | 154 | | |
| | | Quadruple boosting | | | | | | |
| | | V5-VDD=-11.0V | High power mode | | 272 | 454 | | |
| S1D15707*00** | | Vdd=5.0V, | Normal mode | | 40 | 67 | | |
| | | Triple boosting | | | | | | |
| | | V5-VDD=-8.0V | High power mode | — | 171 | 285 | | |
| S1D15707*03** | | VDD=3.0V, | Normal mode | | 51 | 85 | | |
| | | Quadruple boosting | | | | | | |
| | | V5-VDD=-8.0V | High power mode | — | 228 | 380 | | |
| S1D15708*00** | | VDD=5.0V, | Normal mode | | 28 | 47 | | |
| | | Double boosting | | | | | | |
| | | V5-VDD=-6.0V | High power mode | — | 137 | 229 | | |

[*: see Page 61.]

Ta=25°C

Ta-25°C

Ta=25°C

| ltere | Cumhal | Condition | | Spe | cificatio | n value | l lm it | Domorko |
|---------------|--------|--------------------|-----------------|------|-----------|---------|---------|---------|
| item | Symbol | Condi | tion | Min. | Тур. | Max. | Unit | Remarks |
| S1D15705*00** | Idd | Vdd=5.0V, | Normal mode | | 97 | 162 | μA | *12 |
| | (2) | Triple boosting | | | | | | |
| | | V5-VDD=-11.0V | High power mode | | 254 | 424 | | |
| S1D15705*03** | | Vdd=3.0V, | Normal mode | | 130 | 217 | | |
| | | Quadruple boosting | | | | | | |
| | | V5-VDD=-11.0V | High power mode | | 308 | 514 | | |
| S1D15707*00** | | Vdd=5.0V, | Normal mode | | 54 | 90 | | |
| | | Triple boosting | | | | | | |
| | | V5-VDD=-8.0V | High power mode | | 185 | 309 | | |
| S1D15707*03** | | Vdd=3.0V, | Normal mode | | 71 | 119 | | |
| | | Quadruple boosting | | | | | | |
| | | V5-VDD=-8.0V | High power mode | | 248 | 414 | | |
| S1D15708*00** | | Vdd=3.0V, | Normal mode | | 35 | 59 | | |
| | | Double boosting | | | | | | |
| | | V5-VDD=-6.0V | High power mode | _ | 144 | 240 | | |

Table 21-2 Display Checker Pattern

Current consumption at power save Vss=0 V and VDD= 3.0 V ±10% (S1D15705*03**, S1D15707*03**) 5.0V ± 10% (S1D15705*00**, S1D15707*00**, S1D15707*00**, S1D15708*00**)

| Table 22 | | | | | | | Ta=25°C |
|----------------|--------|-----------|------|-----------|---------|------|---------|
| ltore | Symbol | Condition | Spe | cificatio | n value | 11 | Domorko |
| item | Symbol | Condition | Min. | Тур. | Max. | Unit | Remarks |
| Sleep state | IDDS1 | Ta=25°C | — | 0.01 | 5 | μΑ | |
| Stand-by state | IDDS2 | Ta=25°C | | 4 | 8 | | |

[*: see Page 61.]

[Reference data 1]

• Dynamic current consumption (1) External power supply used and LCD being displayed



Fig. 24





Fig. 25

[*: see page 61.]

[Reference data 3]

• Dynamic current consumption (3) During access



Fig. 26

[Reference data 4]

Vss and V5 system operating voltage ranges





Fig. 27

Relationships between the oscillating frequency fosc, display clock frequency fcL, and liquid crystal frame frequency fFR

Table 23

| | ltem | fc∟ | fFR |
|---------------|--|---|--|
| S1D15705**** | When built-in oscillator circuit used | fosc 4 | fosc 4*65 |
| | When built-in oscillator circuit not used | External input (fcL) | _ <u>fc∟</u> 65 |
| S1D15707**** | When built-in oscillator circuit used | fosc 8 | fosc 8*33 |
| | When built-in oscillator circuit not used | External input (fcL) | <u>fcL</u> 33 |
| S1D15708***** | When built-in oscillator circuit used When built-in oscillator circuit not used | <u>fosc</u> 16 External input (fc∟) | <u>fosc</u> 16*17 <u>fcL</u> 17 |

(fFR indicates the alternating current cycle of the liquid crystal and does not indicate that of the FR signal.)

[Reference items marked by *]

- *1 The wide operating voltage range is not warranted. However, when there is a sudden voltage change during MPU access, it cannot be warranted.
- *2 For the VDD and V5 operating voltage ranges, see Fig. 27. These ranges are applied when using the external power supply.
- *3 <u>A0, D0 to D5, D6 (SCL)</u>, D7 (SI), $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/ $\overline{\text{W}}$), $\overline{\text{CS1}}$, CS2, CLS, CL, FR, M/S, C86, P/S, $\overline{\text{DOF}}$, RES, $\overline{\text{RES}}$, $\overline{\text{IRS}}$ and $\overline{\text{HPM}}$ pins
- *4 D0 to D7, FR, FRS, DOF and CL pins
- *5 A0, RD (E), WR (R/W), CS1, CS2, CLS, M/S, C86, P/S, RES, IRS and HPM pins
- *6 Applied when D0 to D5, D6 (SCL), D7 (SI), CL, FR, and DOF pins are in the high impedance state
- *7 Resistance value when the 0.1 V voltage is applied between the output pin SEGn or COMn and power supply pins (V1, V2, V3, and V4). Specified within the range of operating voltage (3)
 RON = 0.1 V/ΔI (ΔI indicates the current applied when 0.1 V is applied between the power ON.)
- *8 For the relationship between the oscillating frequency and frame frequency, see Table 23. The specification value of the external input item is a recommended value.
- *9 The V5 voltage adjusting circuit is adjusted within the voltage follower operating voltage range.
- *10 Built-in reference voltage source of the V5 voltage adjusting circuit.
- *11 and *12 Indicate the current dissipated by a single IC at built-in oscillator circuit used, 1/9 bias (S1D15705*****), 1/6 bias (S1D15707****/S1D15708*****), and display ON. Does not include the current due to the LCD panel capacity and wireing capacity. Applicable only when there is no access from the MPU.
 - *12 When the V5 voltage adjusting built-in resistor is used

Timing Characteristics

System bus read/write characteristics 1 (80 series MPU)



| [S1D15705*00** | , S1D15707*00** | S1D15708*00**: | VDD=4.5V to 5.5V | ', Ta=–40 to 85°C] |
|----------------|-----------------|----------------|------------------|--------------------|
|----------------|-----------------|----------------|------------------|--------------------|

| R | 0. | • • • • | 0 | Specificati | on value | |
|----------------------------------|----------|----------------|-----------|-------------|----------|------|
| Item | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | A0 | tah8 | | 0 | _ | ns |
| Address setup time | | tAW8 | | 0 | — | |
| System cycle time | | tCYC8 | | 250 | _ | |
| Control LOW pulse width (Write) | WR | tCCLW | | 30 | — | |
| Control LOW pulse width (Read) | RD | tCCLR | | 70 | — | |
| Control HIGH pulse width (Write) | WR | tCCHW | | 30 | — | |
| Control HIGH pulse width (Read) | RD | t CCHR | | 30 | — | |
| Data setup time | D0 to D7 | tDS8 | | 30 | — | |
| Data hold time | | tDH8 | | 10 | | |
| RD access time | | tACC8 | CL=100pF | | 70 | |
| Output disable time | | toh8 | | 5 | 50 | |

| | 0 | | Condition | Specificati | | |
|----------------------------------|----------|---------------|-----------|-------------|------|------|
| Item | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | A0 | tah8 | | 0 | | ns |
| Address setup time | | tAW8 | | 0 | — | |
| System cycle time | | tCYC8 | | 300 | _ | |
| Control LOW pulse width (Write) | WR | tCCLW | | 60 | | |
| Control LOW pulse width (Read) | RD | tCCLR | | 120 | — | |
| Control HIGH pulse width (Write) | WR | tCCHW | | 60 | — | |
| Control HIGH pulse width (Read) | RD | t CCHR | | 60 | — | |
| Data setup time | D0 to D7 | tDS8 | | 40 | | |
| Data hold time | | tDH8 | | 15 | — | |
| RD access time | | tACC8 | CL=100pF | | 280 | |
| Output disable time | | tон8 | | 10 | 100 | |

[S1D15705*00**, S1D15707*00**, S1D15708*00**: VDD=3.6V to 4.5V, Ta=-40 to 85°C]

[S1D15705*03**, S1D15707*03**: VDD=2.4V to3.6V, Ta=-40 to 85°C]

| | <u>.</u> | | | Specificat | | |
|----------------------------------|----------|--------|-----------|------------|------|------|
| Item | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | A0 | tah8 | | 0 | | ns |
| Address setup time | | tAW8 | | 0 | | |
| System cycle time | | tCYC8 | | 800 | | |
| Control LOW pulse width (Write) | WR | tCCLW | | 120 | | |
| Control LOW pulse width (Read) | RD | tCCLR | | 240 | | |
| Control HIGH pulse width (Write) | WR | tCCHW | | 120 | | |
| Control HIGH pulse width (Read) | RD | tCCHR | | 120 | | |
| Data setup time | D0 to D7 | tDS8 | | 80 | | |
| Data hold time | | tdh8 | | 30 | | |
| RD access time | | tACC8 | CL=100pF | | 280 | |
| Output disable time | | toh8 | | 10 | 200 | |

This is in the case of making the access by \overline{WR} and \overline{RD} , setting the $\overline{CS1}$ =LOW. *1

*2

This is in the case of making the access by $\overline{\text{CS1}}$ and $\overline{\text{RD}}$, $\overline{\text{SC1}}$ and $\overline{\text{RD}}$ and $\overline{\text{RD}}$. The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. When using the system cycle *3 time at high speed, they are specified for $(tr+tf) \le (tCYC8-tCCLW-tCCHW)$ or $(tr+tf) \le (tCYC8-tCCLR-tCCHR)$.

*4 All timings are specified based on the 20 and 80% of VDD.

tCCLW and tCCLR are specified for the overlap period when $\overline{\text{CS1}}$ is at LOW (CS2= HIGH) level and $\overline{\text{WR}}$, $\overline{\text{RD}}$ are *5 at the LOW level.



System bus read/write characteristics 2 (68 series MPU)

| | | | | | Specificati | ion value | |
|-------------------------|-------|----------|--------|-----------|-------------|-----------|------|
| Item | | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | | A0 | tAH6 | | 0 | — | ns |
| Address setup time | | | tAW6 | | 0 | | |
| System cycle time | | | tCYC6 | | 250 | _ | |
| Data setup time | | D0 to D7 | tDS6 | | 30 | _ | |
| Data hold time | | | tDH6 | | 10 | — | |
| Access time | | | tACC6 | CL=100pF | | 70 | |
| Output disable time | | | tOH6 | | 5 | 50 | |
| Enable HIGH pulse width | Read | E | tewhr | | 70 | | |
| | Write | | tewhw | | 30 | — | |
| Enable LOW pulse width | Read | E | tewlr | | 30 | _ | |
| | Write | | tEWLW | | 30 | — | |

| | | | | | Specificati | on value | |
|-------------------------|-------|----------|---------------|-----------|-------------|----------|------|
| ltem | | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | | A0 | tAH6 | | 0 | _ | ns |
| Address setup time | | | tAW6 | | 0 | — | |
| System cycle time | | | tCYC6 | | 300 | | |
| Data setup time | | D0 to D7 | tDS6 | | 40 | _ | |
| Data hold time | | | tDH6 | | 15 | — | |
| Access time | | | tACC6 | CL=100pF | — | 140 | |
| Output disable time | | | tOH6 | | 10 | 100 | |
| Enable HIGH pulse width | Read | Е | tewhr | | 120 | | |
| | Write | | t EWHW | | 60 | — | |
| Enable LOW pulse width | Read | E | tewlr | | 60 | | |
| | Write | | t EWLW | | 60 | — | |

[S1D15705*00**, S1D15707*00**, S1D15708*00**: VDD=3.6V to 4.5V, Ta=-40 to 85°C]

[S1D15705*03**, S1D15707*03**: VDD=2.4V to 3.6V, Ta=-40 to 85°C]

| ltem | | Cianal | Symphol | Condition | Specificati | l lm:4 | |
|-------------------------|-------|----------|---------------|-----------|-------------|--------|------|
| | | Signai | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | | A0 | tAH6 | | 0 | — | ns |
| Address setup time | | | tAW6 | | 0 | — | |
| System cycle time | | | tCYC6 | | 800 | — | |
| Data setup time | | D0 to D7 | tDS6 | | 80 | | |
| Data hold time | | | tDH6 | | 30 | — | |
| Access time | | | tACC6 | CL=100pF | | 280 | |
| Output disable time | | | tOH6 | | 10 | 200 | |
| Enable HIGH pulse width | Read | E | tewhr | | 240 | | |
| | Write | | t EWHW | | 120 | — | |
| Enable LOW pulse width | Read | E | tewlr | | 120 | | |
| | Write | | t EWLW | | 120 | — | |

*1 This is in the case of making the access by E, setting the $\overline{CS1}$ =LOW.

*2 This is in the case of making the access by $\overline{CS1}$, setting the E=HIGH.

*3 The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for $(tr+tf) \le (tCYC6-tEWLW-tEWHW)$ or $(tr+tf) \le (tCYC6-tEWLR-tEWHR)$.

*4 All timings are specified based on the 20 and 80% of VDD.

*5 tEWLW and tEWLR are specified for the overlap period when $\overline{CS1}$ is at LOW (CS2= HIGH) level and E is at the HIGH level.

Serial interface



[S1D15705*00**, S1D15707*00**, S1D15708*00**: VDD=4.5V to 5.5V, Ta=-40 to 85°C]

| ltere | Cianal | Cymrain al | Condition | Specificati | Unit | |
|----------------------|--------|--------------|-----------|-------------|------|------|
| item | Signal | Symbol | Condition | Min. | Max. | Unit |
| Serial clock cycle | SCL | tscyc | | 200 | | ns |
| SCL HIGH pulse width | | tSHW | | 75 | | |
| SCL LOW pulse width | | tsLW | | 75 | | |
| Address setup time | A0 | tsas | | 50 | | |
| Address hold time | | t SAH | | 100 | | |
| Data setup time | SI | tsds | | 50 | | |
| Data hold time | | tSDH | | 50 | | |
| CS-SCL time | CS | tcss | | 100 | | |
| | | tcsh | | 100 | — | |

| ltom | Signal | Symphol | Condition | Specificati | Unit | |
|----------------------|--------|--------------|-----------|-------------|------|------|
| item | Signal | Symbol | Condition | Min. | Max. | Unit |
| Serial clock cycle | SCL | tSCYC | | 250 | — | ns |
| SCL HIGH pulse width | | tshw | | 100 | — | |
| SCL LOW pulse width | | tslw | | 100 | — | |
| Address setup time | A0 | tsas | | 150 | | |
| Address hold time | | t SAH | | 150 | — | |
| Data setup time | SI | tsds | | 100 | — | |
| Data hold time | | tSDH | | 100 | — | |
| CS-SCL time | CS | tcss | | 150 | — | |
| | | tcsh | | 150 | — | |

[S1D15705*00**, S1D15707*00**, S1D15708*00**: VDD=3.6V to 4.5V, Ta=-40 to 85°C]

[S1D15705*03**, S1D15707*03**: VDD=2.4V to 3.6V, Ta=-40 to 85°C]

| ltem | Cianal | Cumb al | Constition | Specificati | l lucit | |
|----------------------|--------|--------------|------------|-------------|---------|------|
| Item | Signai | Symbol | Condition | Min. | Max. | Unit |
| Serial clock cycle | SCL | tSCYC | | 400 | — | ns |
| SCL HIGH pulse width | | tshw | | 150 | — | |
| SCL LOW pulse width | | tslw | | 150 | — | |
| Address setup time | A0 | tsas | | 250 | — | |
| Address hold time | | t SAH | | 250 | — | |
| Data setup time | SI | tsds | | 150 | — | |
| Data hold time | | tSDH | | 150 | — | |
| CS-SCL time | CS | tcss | | 250 | | |
| | | tcsн | | 250 | — | |

*1 The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns.

*2 All timings are specified based on the 20 and 80% of VDD.

Display control output timing



[S1D15705*00**, S1D15707*00**, S1D15708*00**: VDD=4.5V to 5.5V, Ta=-40 to 85°C]

| | | | | Spe | cification v | value | |
|-----------------|--------|---------------|-----------|------|--------------|-------|------|
| Item | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| FR delay time | FR | tDFR | CL=50pF | — | 10 | 40 | ns |
| SYNC delay time | SYNC | t DSNC | CL=50pF | | 10 | 40 | ns |

[S1D15705*00**, S1D15707*00**, S1D15708*00**: VDD=3.6V to 4.5V, Ta=-40 to 85°C]

| | | | | Specification value | | | |
|-----------------|--------|---------------|-----------|---------------------|------|------|------|
| Item | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| FR delay time | FR | tDFR | CL=50pF | | 20 | 80 | ns |
| SYNC delay time | SYNC | t DSNC | CL=50pF | _ | 20 | 80 | ns |

[S1D15705*03**, S1D15707*03**: VDD=2.4V to 3.6V, Ta=-40 to 85°C]

| | | | | Specification value | | | |
|-----------------|--------|---------------|-----------|---------------------|------|------|------|
| Item | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| FR delay time | FR | tDFR | CL=50pF | — | 50 | 200 | ns |
| SYNC delay time | SYNC | t DSNC | CL=50pF | — | 50 | 200 | ns |

*1 Valid only when the master mode is selected.

*2 All timings are specified based on the 20 and 80% of VDD.

*3 Pay attention not to cause delays of the timing signals CL, FR and SYNC to the salve side by wiring resistance, etc., while master/slave operations are in progress. If these delays occur, indication failures such as flickering may occur.

Reset input timing



[S1D15705*00**, S1D15707*00**, S1D15708*00**: VDD=4.5V to 5.5V, Ta=-40 to 85°C]

| | | | | Specification value | | | |
|-----------------------|--------|--------|-----------|---------------------|------|------|------|
| Item | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Reset time | | tR | | | | 0.5 | μs |
| Reset LOW pulse width | RES | tRW | | 0.5 | _ | _ | |

[S1D15705*00**, S1D15707*00**, S1D15708*00**: VDD=3.6V to 4.5V, Ta=-40 to 85°C]

| | | | | Specification value | | | |
|-----------------------|--------|--------|-----------|---------------------|------|------|------|
| ltem | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Reset time | | tR | | | | 1 | μs |
| Reset LOW pulse width | RES | tRW | | 1 | _ | — | |

[S1D15705*03**, S1D15707*03**: VDD=2.4V to 3.6V, Ta=-40 to 85°C]

| | | | | Specification value | | | |
|-----------------------|--------|--------|-----------|---------------------|------|------|------|
| Item | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Reset time | | tR | | _ | _ | 1.5 | μs |
| Reset LOW pulse width | RES | tRW | | 1.5 | _ | — | |

*1 All timings are specified based on the 20 and 80% of VDD.

11. MICROPROCESSOR (MPU) INTERFACE: REFERENCE

The S1D15705 series can directly be connected to the 80 system MPU and 68 series MUP. It can also be operated with a fewer signal lines by using the serial interface.

The S1D15705 series is used for the multiple chip configuration to expand the display area. In this case, it can select the ICs that are accessed individually using the Chip Select signal.

After the initialization using the RES pin, the respective input pins of the S1D15705 series need to be controlled normally.

80 series MPU



12. CONNECTION BETWEEN LCD DRIVERS: REFERENCE

The S1D15705 series is used for the multiple chip configuration to easily expand the liquid crystal display area. Use the same device (S1D15705****/S1D15705*****, S1D15707*****/S1D15707***** or S1D15708****/S1D15708*****) for the master/slave.

S1D15705 (master) \leftrightarrow S1D15705 (slave)



13. LCD PANEL WIRING: REFERENCE

The S1D15705 series is used for the multiple chip configuration to easily expand the liquid crystal display area. Use the same device (S1D15705****/S1D15705*****, S1D15707*****/S1D15707***** or S1D15708****/S1D15708*****) for the multiple chip configuration.

1-chip configuration



2-chip configuration



14. TCP PIN LAYOUT



Note) This TCP pin layout does not specify the TCP dimensions.
15. TCP DIMENSIONS



16. TEMPERATURE SENSOR CIRCUIT

S1D15705*10** incorporates a temperatujre sensor circuit with a $11.4mV/^{\circ}C$ (typ.) temperature gradient carrying analog voltage output pins. The S1D15705*10** makes it possible to provide LCD indications with optimum contrast throughout a wide temperature range without need for use of supplementary parts by inputting electronic volume control registration value equivalent signals corresponding to the outputs of the temperature sensor through the MPU to control the LCD drive voltage V₅.

For LCD drive voltage controls of higher precision, we recommend you to constitute a system which can absorb deviations of the output voltage by, such as, feeding back sampled output voltages under a certain temperature environment to the MPU to let it memorize as the reference voltages.

Regarding the specifications of other items than the temperature sensor circuit, such as of the absolute maximum ratings, DC characteristics, AC characteristics, etc., refer to the specifications for S1D15705*00**.

Pin Definitions

Temperature sensor circuit related pins are allocated to TEST1, 2, 3 and 4 and the pin names are TEST1, SVS, VSEN, SEN and SENSEL in the given sequence. The temperature sensor should be used under the pin statuses indicated in the Table below. When the temperature sensor is not being used, fix respective pins to HIGH.

| Pin names | I/O | Pin definitions | Number of pins |
|-----------|-----------------|--|-------------------|
| SVS | Power supply | This is the power supply pin for the temperature sensor. Apply prescribed operating voltage between the VDD. | 1 |
| VSEN | 0 | This is the analog voltage output pin for the temperature sensor. Monitor the output voltage between the VDD. | 1 |
| SEN | 0 | Consider to keep this pin open in order not to apply the load capacitance of wires, etc. | 1 |
| SENSEL | | Fix this pin to HIGH. | 1 |

Electric Characteristics

| Itoms | Codos | Conditions | Spe | cificati | ions | Units | Applicable |
|-------------------------------------|--------------|------------------------------------|-------|----------|-------|-------|------------|
| nems | Coues | Conditions | Min. | Тур. | Max. | Units | pins |
| Operating voltage | SVS | (On the basis of VDD) | -5.5 | -5.0 | -4.5 | V | SVS |
| Output voltage | VSEN | (On the basis of VDD) Ta = 40°C | -4.35 | -3.62 | -2.89 | V | Vsen |
| | | (On the basis of VDD) Ta = 25°C | -3.48 | -2.88 | -2.28 | | |
| | | (On the basis of VDD) Ta = 85°C | -2.92 | -2.20 | -1.47 | | |
| Output voltage temperature gradient | Vgra | *1 | 9.4 | 11.4 | 13.4 | mV/°C | Vsen |
| Output voltage linearity | ΔVL | *2 | -1.5 | — | 1.5 | % | Vsen |
| Output voltage setup time | t sen | *3 | 100 | | | mS | Vsen |
| Operating current | ISEN | Ta = 25°C | — | 40 | 150 | μA | SVS |

[* Notes]

- *1: Represents the gradient of the approximate line of the Typ. output voltages.
- *2: Represents the maximum deviation between the output voltage curve and the approximate line. Assuming that the difference of output voltages at -40° C and at 80°C as Δ VSEN, assuming that the difference between the approximate line and the output voltage values as Δ DIFF and assuming that the maximum value thereof as Δ DIFF (MAX), the output voltages linearity Δ VL can be calculated by use of the following equation.



*3: Represents the queuing time after the supply voltage SVS is applied to the SVS pin until the output voltage is stabilized and monitoring thereof becomes feasible. Be sure to sample the output voltage after the prescribed queuing time has elapsed.

Output voltage characteristics



Output Pin Load

Maintain the load capacity CL for the VSEN output pin VSEN at 100pF or less and keep the load resistance RL for the VSEN output pin VSEN at $1M\Omega$ or more.

In order to obtain accurate output voltage values, be careful not to insert a current flowing channel between the Vss.



11. S1D15710 Series

Contents

| 1. | DESCRIPTION |
|-----|---|
| 2. | FEATURES11-1 |
| 3. | BLOCK DIAGRAM |
| 4. | PIN LAYOUT11-3 |
| 5. | PIN DESCRIPTION |
| 6. | FUNCTION DESCRIPTION |
| 7. | COMMAND DESCRIPTION |
| 8. | COMMAND SETTING |
| 9. | ABSOLUTE MAXIMUM RATINGS |
| 10. | DC CHARACTERISTICS |
| 11. | MICROPROCESSOR (MPU) INTERFACE: REFERENCE |
| 12. | CONNECTION BETWEEN LCD DRIVERS: REFERENCE |
| 13. | LCD PANEL WIRING: REFERENCE |
| 14. | TCP PIN LAYOUT |
| 15. | TCP DIMENSIONS |
| 16. | TEMPERATURE SENSOR CIRCUIT |
| | |

1. DESCRIPTION

The S1D15710 Series is a single-chip dot matrix liquid crystal display driver that can be connected directly to a microprocessor bus. Eight-bit parallel or serial display data transmitted from the microprocessor is stored in the internal display data RAM, and the chip generates liquid crystal drive signals, independently of the microprocessor.

It has a on-chip 65×256 -bit display data RAM, and there is a one-to-one correspondence between the dot pixel on the liquid crystal panel pixels and internal RAM bit. This feature ensures implementation of highly free display.

The S1D15710 Series incorporate 65 common output circuits and 224 segment output circuits. A single chip can drive a 65×224 dot display (capable of displaying 14 columns × 4 rows with 16×16 -dot kanji font). Further, display capacity can be extended by designing two chips in a master/display configuration.

Since both the S1D15710*10** and S1D15710*11** have built-in analog temperature sensor circuits, systems can be build that can maintain appropriate liquid crystal contrast over a wide temperature range with microcomputer control without requiring such parts as thermostats.

The S1D15710 Series can read and write RAM data with the minimum current consumption because it does not require any external operation clock. Also it incorporates a LCD power supply featuring a very low current consumption, a LCD drive power voltage regulator resistor and a display clock CR oscillator circuit. This allows the display system of a highperformance for handy equipment to be realized at the minimum power consumption and minimum component configuration.

2. FEATURES

• Direct display of RAM data using the display data RAM

RAM bit data "1" goes on.

"0" goes off (at display normal rotation).

• RAM capacity

- $65 \times 256 = 16,640$ bits
- Liquid crystal drive circuit 65 circuits for the common output and 224 circuits for the segment output
- High-speed 8-bit MPU interface (Both the 80 and 68 series MUPs can directly be connected.)/serial interface enabled
- Abundant command functions
- Display Data Read/Write, Display ON/OFF, Display Normal Rotation/Reversal, Page Address Set, Display Start Line Set, column address set, Status Read, Power Supply Save Display All Lighting ON/OFF, LCD Bias Set, Read Modify Write, Segment Driver Direction Select, Electronic Control, V5 Voltage Adjusting Built-in Resistance Ratio Set, Static Indicator, n Line Alternating Current Reversal Drive, Common Output State Selection, and Built-in Oscillator Circuit ON
- Built-in static drive circuit for indicators (One set, blinking speed variable)
- Built-in power supply circuit for low power supply liquid crystal drive Booster circuit (Boosting magnification - double, triple, quadruple, boosting reference power supply external input enabled)
- 3% high accuracy alternating current voltage adjusting circuit (Temperature gradient: -0.05%/°C) Built-in V5 voltage adjusting resistor, built-in V1 to V4 voltage generation split resistors, built-in electronic control function, and voltage follower
- Built-in CR oscillator circuit (external clock input enabled)
- Low power consumption
- Built-in temperature sensor circuit (S1D15710D10B* and S1D15710D11B*)
- Power supplies
- Logic power supply: VDD VSS = 1.8 to 5.5 V Boosting reference power supply: VDD - VSS = 1.8 to 6.0 V

Liquid crystal drive power supply: $V_5 - V_{DD} = -4.5$ to -18.0 V

- Wide operating temperature range -40 to 85°C
- CMOS process
- Shipping form Bare chip, TCP
- No light-resistant and radiation-resistant design are provided.

| Product name | Duty | Bias | SEG Dr | COM Dr | VREG temperature gradient | Shipping form |
|-------------------|------|----------|--------|--------|------------------------------|---------------|
| S1D15710D00B* | 1/65 | 1/9, 1/7 | 224 | 65 | −0.05%/°C | Bare chip |
| S1D15710D10B*(*1) | 1/65 | 1/9, 1/7 | 224 | 65 | −0.05%/°C | Bare chip |
| S1D15710D11B*(*2) | 1/65 | 1/9, 1/7 | 224 | 65 | −0.05%/°C | Bare chip |
| S1D15710T00** | 1/65 | 1/9, 1/7 | 224 | 65 | −0.05%/°C | TCP |

Series specification

1: The built-in power circuit has been upgraded so that liquid crystal displays having big load capacities can be driven. Check the display and select if the display quality is inadequate even in high power mode of S1D15710D00B. There are no methods for supplying liquid crystal drive power externally without using the built-in power circuit. In that case, select either the S1D15710D10B* or the S1D15710D11B*.

2: All specificationa are same as those of the S1D15710D11B except for the temperature sensor circuit.

3. BLOCK DIAGRAM



4. PIN LAYOUT Chip Specification



| | Itom | | Size | | Unit |
|--------------|-------------------|-------|-----------|------|------|
| | Item | Х | | Y | Onit |
| Chip size | | 16.65 | × | 2.90 | mm |
| Chip thickne | SS | | 0.625 | | mm |
| Bump pitch | | | 69 (Min.) | | μm |
| Bump size | PAD No.1 to 117 | 85 | × | 85 | μm |
| | PAD No.118 | 85 | × | 73 | μm |
| | PAD No.119 to 151 | 85 | × | 47 | μm |
| | PAD No.152 | 85 | × | 73 | μm |
| | PAD No.153 | 73 | × | 85 | μm |
| | PAD No.154 to 381 | 47 | × | 85 | μm |
| | PAD No.382 | 73 | × | 85 | μm |
| | PAD No.383 | 86 | × | 73 | μm |
| | PAD No.384 to 416 | 85 | × | 47 | μm |
| | PAD No.417 | 85 | × | 73 | μm |
| Bump height | | | 17 (Тур.) | | μm |

PAD Central Coordinates

| PAD | PIN | Y | v | , | PAD | PIN | Y | V | , | PAD | PIN | Y | v |
|-----|----------|-------|-----|----|-----|-------------|----------------|----|----------|-----|------------|-------|------------|
| No. | Name | ^ | T | | No. | Name | ^ | T | ſ | No. | Name | ^ | I |
| 1 | (NC) | 7814 | 129 | 93 | 51 | Vdd | 972 | 12 | 93 | 101 | Vdd | -5723 | 1293 |
| 2 | SYNC | 7677 | | | 52 | VDD | 838 | | | 102 | M/S | -5859 | |
| 3 | FRS | 7541 | | | 53 | VDD | 704 | | | 103 | CLS Voo | -5996 | |
| 4 | IESII | 7404 | | | 54 | | 5/1 | | | 104 | VSS | -0132 | |
| 5 | | 71200 | | | 55 | VDD | 437 | | | 105 | | -0209 | |
| | Vec | 6005 | | | 50 | VSS | 303 | | | 100 | | -0405 | |
| 8 | | 6855 | | | 58 | Vaa | 35 | | | 107 | | -6678 | |
| g | VDD | 6718 | | | 59 | V33 V992 | _99 | | | 100 | Vss | -6815 | |
| 10 | TEST4 | 6582 | | | 60 | VSS2 | -233 | | | 110 | IRS | -6951 | |
| 11 | Vss | 6445 | | | 61 | VSS2 | -367 | | | 111 | VDD | -7088 | |
| 12 | Vss | 6309 | | | 62 | VSS2 | -501 | | | 112 | TEST12 | -7224 | |
| 13 | Vss | 6169 | | | 63 | Vss2 | -635 | | | 113 | TEST13 | -7361 | |
| 14 | Vdd | 6033 | | | 64 | (NC) | -768 | | | 114 | TEST14 | -7510 | |
| 15 | Vdd | 5896 | | | 65 | Vout | -902 | | | 115 | TEST15 | -7630 | |
| 16 | Vdd | 5760 | | | 66 | Vout | -1036 | | | 116 | TEST16 | -7750 | |
| 17 | Vdd | 5623 | | | 67 | CAP3- | -1170 | | | 117 | (NC) | -7869 | * |
| 18 | TEST5 | 5483 | | | 68 | CAP3– | -1304 | | | 118 | (NC) | -8148 | 1295 |
| 19 | TEST5 | 5347 | | | 69 | (NC) | -1438 | | | 119 | COM31 | | 1209 |
| 20 | IESI6 | 5210 | | | 70 | CAP1+ | -15/2 | | | 120 | COM30 | | 1137 |
| 21 | TESI6 | 5074 | | | 71 | CAP1+ | -1706 | | | 121 | COM29 | | 1064 |
| 22 | TEST7 | 4937 | | | 72 | | 1074 | | | 122 | | | 991 |
| 23 | TEST8 | 4790 | | | 7/ | | -1974 -2107 | | | 123 | COM26 | | 919 846 |
| 24 | TEST8 | 4001 | | | 75 | CAP2- | -2707 | | | 124 | COM25 | | 773 |
| 26 | TEST9 | 4388 | | | 76 | CAP2+ | -2375 | | | 126 | COM24 | | 701 |
| 27 | TEST9 | 4252 | | | 77 | CAP2+ | -2509 | | | 127 | COM23 | | 628 |
| 28 | SYNC | 4112 | | | 78 | Vss | -2643 | | | 128 | COM22 | | 555 |
| 29 | FRS | 3975 | | | 79 | Vss | -2777 | | | 129 | COM21 | | 483 |
| 30 | FR | 3839 | | | 80 | Vrs | -2911 | | | 130 | COM20 | | 410 |
| 31 | CL | 3702 | | | 81 | Vrs | -3045 | | | 131 | COM19 | | 337 |
| 32 | DOF | 3566 | | | 82 | Vdd | -3179 | | | 132 | COM18 | | 265 |
| 33 | Vss | 3429 | | | 83 | Vdd | -3313 | | | 133 | COM17 | | 192 |
| 34 | CS1 | 3293 | | | 84 | V1 | -3446 | | | 134 | COM16 | | 119 |
| 35 | CS2 | 3156 | | | 85 | V1 | -3580 | | | 135 | COM15 | | 47 |
| 30 | | 3020 | | | 86 | V2 | -3/14 | | | 136 | COM14 | | -26 |
| 3/ | RES | 2883 | | | 87 | V2 | -3848 | | | 137 | | | -99 171 |
| 30 | | 2747 | | | 80 | | -3902 | | | 130 | | | -171 |
| 40 | | 2010 | | | 09 | V 3 \/2 | -4110 | | | 1/0 | | | -244 |
| 40 | | 2337 | | | 91 | V3 V4 | -4384 | | | 140 | COM9 | | -389 |
| 42 | VDD | 2201 | | | 92 | V4 V4 | -4518 | | | 142 | COM8 | | -462 |
| 43 | D0 | 2064 | | | 93 | V5 | -4652 | | | 143 | COM7 | | -535 |
| 44 | D1 | 1928 | | | 94 | V5 | -4785 | | | 144 | COM6 | | -607 |
| 45 | D2 | 1791 | | | 95 | (NC) | -4919 | | | 145 | COM5 | | -680 |
| 46 | D3 | 1655 | | | 96 | `Vr′ | -5053 | | | 146 | COM4 | | -753 |
| 47 | D4 | 1518 | | | 97 | Vdd | -5187 | | | 147 | COM3 | | -825 |
| 48 | D5 | 1382 | | | 98 | TEST10 | -5321 | | | 148 | COM2 | | -898 |
| 49 | D6 (SCL) | 1245 | | | 99 | Vss | -5455 | | | 149 | COM1 | | -971 |
| 50 | D7 (SI) | 1109 | ▼ | | 100 | TEST11 | -5589 | + | 7 | 150 | COM0 | • | -1043 |

Unit: µm

| PAD No. | PIN Name | X | Y | PAD No. | PIN Name | X | Y | PAD No. | PIN Name | Х | Y |
|------------|-------------|-------|-------|------------|-------------|-------|-------|------------|-------------|-------|-------|
| 151 | COMS | -8148 | -1116 | 201 | SEG45 | -4579 | -1293 | 251 | SEG95 | -1127 | -1293 |
| 152 | (NC) | ↓ | -1201 | 202 | SEG46 | -4510 | | 252 | SEG96 | -1058 | |
| 153 | (NC) | -7906 | -1293 | 203 | SEG47 | -4441 | | 253 | SEG97 | -989 | |
| 154 | (NC) | -7823 | | 204 | SEG48 | -4372 | | 254 | SEG98 | -920 | |
| 155 | (NC) | -7754 | | 205 | SEG49 | -4303 | | 255 | SEG99 | -851 | |
| 156 | SEG0 | -7685 | | 206 | SEG50 | -4234 | | 256 | SEG100 | -782 | |
| 157 | SEG1 | -7616 | | 207 | SEG51 | -4164 | | 257 | SEG101 | -713 | |
| 158 | SEG2 | -7547 | | 208 | SEG52 | -4095 | | 258 | SEG102 | -644 | |
| 159 | SEG3 | -7478 | | 209 | SEG53 | -4026 | | 259 | SEG103 | -575 | |
| 160 | SEG4 | -7409 | | 210 | SEG54 | -3957 | | 260 | SEG104 | -506 | |
| 161 | SEG5 | -7340 | | 211 | SEG55 | -3888 | | 261 | SEG105 | -437 | |
| 162 | SEG6 | -7271 | | 212 | SEG56 | -3819 | | 262 | SEG106 | -368 | |
| 163 | SEG7 | -7202 | | 213 | SEG57 | -3750 | | 263 | SEG107 | -299 | |
| 164 | SEG8 | -7133 | | 214 | SEG58 | -3681 | | 264 | SEG108 | -230 | |
| 165 | SEG9 | -7064 | | 215 | SEG59 | -3612 | | 265 | SEG109 | -161 | |
| 166 | SEG10 | -6995 | | 216 | SEG60 | -3543 | | 266 | SEG110 | -92 | |
| 167 | SEG11 | -6926 | | 217 | SEG61 | -3474 | | 267 | SEG111 | -23 | |
| 168 | SEG12 | -6857 | | 218 | SEG62 | -3405 | | 268 | SEG112 | 46 | |
| 169 | SEG13 | -6788 | | 219 | SEG63 | -3336 | | 269 | SEG113 | 115 | |
| 170 | SEG14 | -6719 | | 220 | SEG64 | -3267 | | 270 | SEG114 | 184 | |
| 171 | SEG15 | -6650 | | 221 | SEG65 | -3198 | | 271 | SEG115 | 253 | |
| 172 | SEG16 | -6581 | | 222 | SEG66 | -3129 | | 272 | SEG116 | 322 | |
| 173 | SEG17 | -6512 | | 223 | SEG67 | -3060 | | 273 | SEG117 | 391 | |
| 174 | SEG18 | -6442 | | 224 | SEG68 | -2991 | | 274 | SEG118 | 461 | |
| 175 | SEG19 | -6373 | | 225 | SEG69 | -2922 | | 275 | SEG119 | 530 | |
| 176 | SEG20 | -6304 | | 226 | SEG70 | -2853 | | 276 | SEG120 | 599 | |
| 177 | SEG21 | -6235 | | 227 | SEG71 | -2784 | | 277 | SEG121 | 668 | |
| 178 | SEG22 | -6166 | | 228 | SEG72 | -2715 | | 278 | SEG122 | 737 | |
| 179 | SEG23 | -6097 | | 229 | SEG73 | -2646 | | 279 | SEG123 | 806 | |
| 180 | SEG24 | -6028 | | 230 | SEG74 | -2577 | | 280 | SEG124 | 875 | |
| 181 | SEG25 | -5959 | | 231 | SEG75 | -2508 | | 281 | SEG125 | 944 | |
| 182 | SEG26 | -5890 | | 232 | SEG76 | -2439 | | 282 | SEG126 | 1013 | |
| 183 | SEG27 | -5821 | | 233 | SEG77 | -2370 | | 283 | SEG127 | 1082 | |
| 184 | SEG28 | -5752 | | 234 | SEG78 | -2301 | | 284 | SEG128 | 1151 | |
| 185 | SEG29 | -5683 | | 235 | SEG79 | -2232 | | 285 | SEG129 | 1220 | |
| 186 | SEG30 | -5614 | | 236 | SEG80 | -2163 | | 286 | SEG130 | 1289 | |
| 187 | SEG31 | -5545 | | 237 | SEG81 | -2094 | | 287 | SEG131 | 1358 | |
| 188 | SEG32 | -5476 | | 238 | SEG82 | -2025 | | 288 | SEG132 | 1427 | |
| 189 | SEG33 | -5407 | | 239 | SEG83 | -1956 | | 289 | SEG133 | 1496 | |
| 190 | SEG34 | -5338 | | 240 | SEG84 | -1886 | | 290 | SEG134 | 1565 | |
| 191 | SEG35 | -5269 | | 241 | SEG85 | -1817 | | 291 | SEG135 | 1634 | |
| 192 | SEG36 | -5200 | | 242 | SEG86 | -1748 | | 292 | SEG136 | 1703 | |
| 193 | SEG37 | -5131 | | 243 | SEG87 | -1679 | | 293 | SEG137 | 1772 | |
| 194 | SEG38 | -5062 | | 244 | SEG88 | -1610 | | 294 | SEG138 | 1841 | |
| 195 | SEG39 | -4993 | | 245 | SEG89 | -1541 | | 295 | SEG139 | 1910 | |
| 196 | SEG40 | -4924 | | 246 | SEG90 | -1472 | | 296 | SEG140 | 1979 | |
| 197 | SEG41 | -4855 | | 247 | SEG91 | -1403 | | 297 | SEG141 | 2048 | |
| 198 | SEG42 | -4786 | | 248 | SEG92 | -1334 | | 298 | SEG142 | 2117 | |
| 199 | SEG43 | -4717 | | 249 | SEG93 | -1265 | | 299 | SEG143 | 2186 | |
| 200 | SEG44 | -4648 | ♥ | 250 | SEG94 | -1196 | ★ | 300 | SEG144 | 2255 | + |

Unit: µm

| PAD | PIN | х | Y | PAD | PIN | х | Y | PAD | PIN | х | Y |
|------------|---------|--------------|-------|-----|--------|--------------|-------|-----|-------|------|------|
| No. | Name | ~ | - | No. | Name | ~ | | No. | Name | ~ | - |
| 301 | SEG145 | 2324 | -1293 | 351 | SEG195 | 5776 | -1293 | 401 | COM49 | 8148 | 119 |
| 302 | SEG146 | 2393 | | 352 | SEG196 | 5845 | | 402 | COM50 | | 192 |
| 303 | SEG147 | 2462 | | 353 | SEG197 | 5914 | | 403 | COM51 | | 265 |
| 304 | SEG148 | 2531 | | 354 | SEG198 | 5983 | | 404 | COM52 | | 337 |
| 305 | SEG149 | 2600 | | 355 | SEG199 | 6052 | | 405 | COM53 | | 410 |
| 306 | SEG150 | 2669 | | 356 | SEG200 | 6121 | | 406 | COM54 | | 483 |
| 307 | SEG151 | 2739 | | 357 | SEG201 | 6190 | | 407 | COM55 | | 555 |
| 308 | SEG152 | 2808 | | 358 | SEG202 | 6259 | | 408 | COM56 | | 628 |
| 309 | SEG153 | 2877 | | 359 | SEG203 | 6328 | | 409 | COM57 | | 701 |
| 310 | SEG154 | 2946 | | 360 | SEG204 | 6397 | | 410 | COM58 | | 773 |
| 311 | SEG155 | 3015 | | 361 | SEG205 | 6466 | | 411 | COM59 | | 846 |
| 312 | SEG156 | 3084 | | 362 | SEG206 | 6535 | | 412 | COM60 | | 919 |
| 313 | SEG157 | 3153 | | 363 | SEG207 | 6604 | | 413 | COM61 | | 991 |
| 314 | SEG158 | 3222 | | 364 | SEG208 | 6673 | | 414 | COM62 | | 1064 |
| 315 | SEG159 | 3291 | | 365 | SEG209 | 6742 | | 415 | COM63 | | 1137 |
| 316 | SEG160 | 3360 | | 366 | SEG210 | 6811 | | 416 | COMS | | 1209 |
| 317 | SEG161 | 3429 | | 367 | SEG211 | 6880 | | 417 | (NC) | • | 1295 |
| 318 | SEG162 | 3498 | | 368 | SEG212 | 6949 7010 | | | | | |
| 319 | SEG 163 | 3007 | | 309 | SEG213 | 7018 | | | | | |
| 320 | SEG164 | 3030 | | 370 | SEG214 | 7156 | | | | | |
| 321 | SEGIOS | 3705 | | 3/1 | SEG215 | 7150 | | | | | |
| 322 | SEG166 | 3//4 | | 312 | SEG216 | 7225 | | | | | |
| 3∠3 224 | SEG 167 | 3043 2012 | | 271 | SEG217 | 7294 | | | | | |
| 324 | SEG100 | 2021 | | 374 | SEG210 | 7304 | | | | | |
| 320 | SEG109 | 4050 | | 375 | SEG219 | 7400 | | | | | |
| 320 | SEG170 | 4030 | | 377 | SEG220 | 7571 | | | | | |
| 328 | SEG172 | /188 | | 378 | SEG221 | 76/0 | | | | | |
| 320 | SEG172 | 4100 | | 370 | SEG222 | 77040 | | | | | |
| 320 | SEG174 | 4207 | | 380 | | 7778 | | | | | |
| 331 | SEG175 | 4305 | | 381 | (NC) | 7847 | | | | | |
| 332 | SEG176 | 4464 | | 382 | (NC) | 7930 | 🖌 | | | | |
| 333 | SEG177 | 4533 | | 383 | (NC) | 8148 | -1201 | | | | |
| 334 | SEG178 | 4602 | | 384 | COM32 | | -1116 | | | | |
| 335 | SEG179 | 4671 | | 385 | COM33 | | -1043 | | | | |
| 336 | SEG180 | 4740 | | 386 | COM34 | | -971 | | | | |
| 337 | SEG181 | 4809 | | 387 | COM35 | | -898 | | | | |
| 338 | SEG182 | 4878 | | 388 | COM36 | | -825 | | | | |
| 339 | SEG183 | 4947 | | 389 | COM37 | | -753 | | | | |
| 340 | SEG184 | 5017 | | 390 | COM38 | | -680 | | | | |
| 341 | SEG185 | 5086 | | 391 | COM39 | | -607 | | | | |
| 342 | SEG186 | 5155 | | 392 | COM40 | | -535 | | | | |
| 343 | SEG187 | 5224 | | 393 | COM41 | | -462 | | | | |
| 344 | SEG188 | 5293 | | 394 | COM42 | | -389 | | | | |
| 345 | SEG189 | 5362 | | 395 | COM43 | | -317 | | | | |
| 346 | SEG190 | 5431 | | 396 | COM44 | | -244 | | | | |
| 347 | SEG191 | 5500 | | 397 | COM45 | | -171 | | | | |
| 348 | SEG192 | 5569 | | 398 | COM46 | | -99 | | | | |
| 349 | SEG193 | 5638 | | 399 | COM47 | | -26 | | | | |
| 350 | SEG194 | 5707 | ★ | 400 | COM48 | * | 47 | | | | |

5. PIN DESCRIPTION

Power Supply Pin

| Pin name | I/O | Description | Number of pins |
|------------------------|-----------------|--|-------------------|
| Vdd | Power supply | Commonly used with the MPU power supply pin Vcc. | 12 |
| Vss | Power supply | 0 V pin connected to the system ground (GND) | 9 |
| Vss2 | Power supply | Boosting circuit reference power supply for liquid crystal drive | 5 |
| Vrs | Power supply | External input pin for liquid crystal power supply voltage adjusting circuit They are set to OPEN | 2 |
| V1, V2 V3, V4 V5 | Power supply | Multi-level power supply for liquid crystal drive. The voltage specified according to liquid crystal cells is impedance-converted by a split resistor or operation amplifier (OP amp) and applied. The potential needs to be specified based on VDD to establish the relationship of dimensions shown below: | 10 |
| | | V_{DD} (=V ₀) \ge V ₁ \ge V ₂ \ge V ₃ \ge V ₄ \ge V ₅ Master operation When the power supply is ON, the following | |
| | | voltages are applied to V1 \sim V4 from the built-in power supply circuit. The selection of the voltages is determined using the LCD bias set command. | |
| | | $ \begin{array}{ c c c c c c c c } V_1 & 1/9 \bullet V_5 & 1/7 \bullet V_5 \\ V_2 & 2/9 \bullet V_5 & 2/7 \bullet V_5 \\ V_3 & 7/9 \bullet V_5 & 5/7 \bullet V_5 \\ V_4 & 8/9 \bullet V_5 & 6/7 \bullet V_5 \\ \end{array} $ | |

LCD Power Supply Circuit Pin

| Pin name | I/O | Description | Number of pins |
|----------|-----|--|----------------|
| CAP1+ | 0 | Boosting capacitor positive side connecting pin. Connects a capacitor between the pin and CAP1– pin. | 2 |
| CAP1- | 0 | Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP1+ pin. | 2 |
| CAP2+ | 0 | Boosting capacitor positive side connecting pin. Connects a capacitor between the pin and CAP2– pin. | 2 |
| CAP2- | 0 | Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP2+ pin. | 2 |
| CAP3– | 0 | Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP1+ pin. | 2 |
| Vout | I/O | Boosting output pin. Connects a capacitor between the pin and Vss2. | 2 |
| VR | I | Voltage adjusting pin. Applies voltage between VDD and V5 using a split resistor. Valid only when the V5 voltage adjusting built-in resistor is not used | 1 |
| | | (IRS=LOW) Do not use VR when the V5 voltage adjusting built-in resistor is used (IRS=HIGH) | |

System Bus Connecting Pins

| Pin name | I/O | | | Descriptio | n | | Number of pins | | | | | |
|---------------------------|-----|--|---|--|--|----------------------------------|-------------------|--|--|--|--|--|
| D7 to D0 (SI) (SCL) | I/O | An 8-bit t standard When the D7: Sel D6: Sel In this ca When Ch high impe | An 8-bit bidirectional data bus is used to connect an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S=LOW), D7: Serial data entry pin (SI) D6: Serial clock input pin (SCL) In this case, D0 to D5 are set to high impedance. When Chip Select is in the non-active state, D0 to D7 are set to high impedance. | | | | | | | | | |
| AO | I | Normally to discrim A0=HIC A0=LO | Normally the lowest order bit of the MPU address bus is connected to discriminate data / commands. A0=HIGH: Indicates that D0 to D7 are display data. A0=LOW: Indicates that D0 to D7 are control data. | | | | | | | | | |
| RES | I | Initialized Reset op | I by setting \overline{R} eration is per | ES to LOW. formed at the | RES signal lev | el. | 1 | | | | | |
| CS1 CS2 | I | Chip Sele | ect signal. WI active and th | hen CS1=LOV ne input/outpu | V and CS2=HIC It of data/comm | GH, this signal ands is enabled. | 2 | | | | | |
| RD (E) | I | When the Pin that signal is When the 68 series | When the 80 series MPU is connected, active LOW is set. Pin that connects the RD signal of the 80 series MPU. When this signal is LOW, the S1D15710 series data bus is set in the output state When the 68 series MPU is connected, active HIGH is set. 68 series MPU enable clock input pin | | | | | | | | | |
| WR (R/W) | I | When the Pin that bus sign When the Read/w R/W=HI R/W=LC | When the 80 series MPU is connected, active LOW is set. Pin that connects the WR signal of the 80 series MPU. The data bus signal is latched on the leading edge of the WR signal. When the 68 series MPU is connected, Read/write control signal input pin R/W=HIGH: Read operation P/W=LOW: Write operation | | | | | | | | | |
| FRS | 0 | Output pi Used tog | n for static di ether with the | rive e SYNC pin | | | 1 | | | | | |
| C86 | I | MPU inte C86=H C86=L0 | rface switchi IGH: 68 serie OW: 80 serie | ng pin es MPU interfa s MPU interfa | ace ce | | 1 | | | | | |
| P/S | I | Switching P/S=HIG P/S=LOV According | Switching pin for parallel data entry/serial data entry P/S=HIGH: Parallel data entry P/S=LOW: Serial data entry According to the P/S state, the following table is given. | | | | | | | | | |
| | | P/S | Data/ command | Data | Read/write | Serial clock | | | | | | |
| | | HIGH | | | | | | | | | | |
| | | LOW | LOW A0 SI (D7) Write-only SCL (D6) | | | | | | | | | |
| | | When P/S <u>be</u> HIGH RD(E) an For the s | S=LOW, D0 t , L <u>OW</u> , or "Ol d WR (R/W) erial data ent | to D5 are set t PEN". are fixed to H try, RAM displ | o high impedan IIGH or LOW. ay data cannot | ce. D0 to D5 can be read. | | | | | | |

| Pin name | I/O | Description | Number of pins |
|----------|-----|---|----------------|
| CLS | Ι | Pin that selects the validity/invalidity of the built-in oscillator circuit for display clocks. CLS=HIGH: Built-in oscillator circuit valid CLS=LOW: Built-in oscillator circuit invalid (external input) When CLS=LOW, display clocks are input from the CL pin. When the S1D15710 series is used for the master/slave configuration, each of the CLS pins is set to the same level together.Display clockMasterBuilt-in oscillator circuit usedHIGHHIGHLOWLOWLOW | 1 |
| M/S | Ι | Pin that selects the master/slave operation for the S1D15710 series. The liquid crystal display system is synchronized by outputting the timing signal required for the liquid crystal display for the master operation and inputting the timing signal required for the liquid crystal display for the slave operation. M/S=HIGH: Master operation M/S=LOW: Slave operation According to the M/S and CLS states, the following table is given. $M/S \ CLS \ Oscillator \ CLS \ Over supply \ CLS \ FR \ SYNC \ FRS \ DOF \ Circuit \ Circuit \ Circuit \ Circuit \ Circuit \ Cotput \ Output \ O$ | 1 |
| CL | I/O | Display clock I/O pin According to the M/S and CLS states, the following table is given. M/S CLS CL HIGH HIGH Output LOW Input LOW HIGH Input LOW Input When the S1D15710 series is used for the master/slave configuration, each CL pin is connected. | 1 |
| FR | I/O | Liquid crystal alternating current signal I/O pin M/S=HIGH: Output M/S=LOW: Input When the S1D15710 series is used for the master/slave configuration, each FR pin is connected. | 1 |
| SYNC | I/O | Liquid crystal synchronizing current signal I/O pin M/S=HIGH: Output M/S=LOW: Input When the S1D15710 series is used for the master/slave configuration, each SYNC pin is connected. | 2 |
| DOF | I/O | Liquid crystal display blanking control pin M/S=HIGH: Output M/S=LOW: Input When the S1D15710 series is used for the master/slave configuration, each DOF pin is connected. | 1 |
| IRS | Ι | V5 voltage adjusting resistor selection pin IRS=HIGH: Built-in resistor used IRS=LOW: Built-in resistor not used. The V5 voltage is adjusted by the VR pin and stand-alone split resistor. Valid only at master operation. The pin is fixed to HIGH or LOW at slave operation. | 1 |
| HPM | I | Power supply control pin of the power supply circuit for liquid crystal_drive <u>HPM</u> =HIGH: Normal mode HPM=LOW: High power supply mode Valid only at master operation. The pin is fixed to HIGH or LOW at slave operation. | 1 |

Liquid Crystal Drive Pin

| Pin name | I/O | | D | escription | | Number of pins | |
|----------------------|-----|---|-------------------------|--|---|-------------------|--|
| SEG0 to SEG223 | 0 | O Output pins for the LCD segment drive. Contents of the display RAM and FR signal are combined to select a desired level among VDD, V2, V3 and V5. | | | | | |
| | | | | Output | voltage | | |
| | | RAM data | FR | Display normal operation | Display reversal | | |
| | | HIGH | HIGH | Vdd | V2 | | |
| | | HIGH | LOW | V5 | V3 | | |
| | | LOW | HIGH | V2 | Vdd | | |
| | | LOW | LOW | V3 | V5 | | |
| | | Power save | | Vc | D | | |
| COM0 to COM63 | | Output pins for t are combined to | he LCD co select a c | ommon drive. Scan d lesired level among \ | data and FR signal /DD, V1, V4 and V5. | 64 | |
| 0011100 | | Scanning of | data | FR | Output voltage | | |
| | | HIGH | | HIGH | V5 | | |
| | | HIGH | | LOW | Vdd | | |
| | | LOW | | HIGH | V1 | | |
| | | LOW | | LOW | V4 | | |
| | | Power sa | ve | — | Vdd | | |
| COMS | 0 | Indicator dedica Set to OPEN wh When COMS is signal is output t | 2 | | | | |

Test Pin

| Pin name | I/O | Description | Number of pins |
|-----------------------|-----|--|-------------------|
| TEST1 ~ 4 | I/O | Fix the pin to HIGH. To use a built-in temperature sensor circuit in the S1D15710*00**/ S1D15710*11**, see 16, Temperature Sensor Circuit. | 4 |
| TEST10 | I | Fix it to HIGH for the S1D15710*00**/S1D15710*11**; fix it to LOW for S1D15710*10**. | 1 |
| TEST11~13 | I/O | IC chip test pin. Fix the pin to HIGH. | 3 |
| TEST5 ~ 9, 14 ~ 16 | I/O | IC chip test pin. Take into consideration so that the capacity of lines cannot be exhausted by setting the pin to OPEN. | 13 |

6. FUNCTION DESCRIPTION

MPU Interface

Selection of interface type

The S1D15710 series transfers data through 8-bit bidirectional data buses (D7 to D0) or serial data input (SI). By setting the polarity of the P/S pin to either HIGH or LOW, the 8-bit parallel data entry or serial data entry can be selected as listed in Table 1.

| Table 1 | | | | | | | | | |
|---------------------------|-----|-----|----|----|----|-----|----|-----|----------|
| P/S | CS1 | CS2 | A0 | RD | WR | C86 | D7 | D6 | D5 to D0 |
| HIGH: Parallel data entry | CS1 | CS2 | A0 | RD | WR | C86 | D7 | D6 | D5 to D0 |
| LOW: Serial data entry | CS1 | CS2 | A0 | _ | _ | | SI | SCL | (HZ) |

Parallel interface

Fix — to HIGH or LOW . HZ indicates the high impedance state.

When the parallel interface is selected (P/S=HIGH), the S1D15705 series can directly be connected to the MPU bus of either the 80 or 68 series MPU by setting the C86 pin to HIGH or LOW as listed in Table 2.

| Table 2 | | | | | | |
|-------------------------|-----|-----|----|----|-----|----------|
| C86 | CS1 | CS2 | A0 | RD | WR | D7 to D0 |
| HIGH: 68 series MPU bus | CS1 | CS2 | A0 | Е | R/W | D7 to D0 |
| LOW: 80 series MPU bus | CS1 | CS2 | A0 | RD | WR | D7 to D0 |

In addition, the data bus signal can be identified according to the combinations of the A0, $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/W) signals as listed in Table 3.

| | | | Table 3 | |
|--------|-----------|------|---------|------------------------------|
| Common | 68 series | 80 s | eries | |
| A0 | R/W | RD | WR | Function |
| 1 | 1 | 0 | 1 | Display data read |
| 1 | 0 | 1 | 0 | Display data write |
| 0 | 1 | 0 | 1 | Status read |
| 0 | 0 | 1 | 0 | Control data write (command) |

Serial interface

When the serial interface is selected (P/S=LOW), the serial data entry (SI) and serial clock input(S<u>CL</u>) can be accepted with the chip in the non-active state (CS1=LOW or CS2=HIGH. The serial interface consists of an 8-bit shift register and a 3-bit counter. Serial data is fetched from the serial data entry pin in the order of D7, D6,, and D0 on the leading edge of the serial clock and

converted into 8-bit parallel data on the leading edge of the 8th serial clock, then processed.

Whether to identify that the serial data entry is display data or command is judged by the A0 input, and A0=HIGH indicates display data and A0=LOW indicates the command. After the chip is set to the non-active state, the A0 input is read and identified at the timing on the $8 \times$ n-th leading edge of the serial clock. Figure 1 shows the signal chart of the serial interface.



- When the chip is in the non-active state, both the shift register and counter are reset to the initial state.
- Cannot be read for the serial interface.
- For the SCL signal, pay careful attention to the terminating reflection of lines and external noise. The operation confirmation using actual equipment is recommended.

Chip select

The S1D15710 series has two chip select pins $\overline{CS1}$ and CS2 and enables the MPU interface or serial interface only when $\overline{CS1}$ =LOW and CS2=HIGH.

When Chip Select is in the non-active state, <u>D0</u> to D7 are in the high impedance state and the A0, RD, and \overline{WR} inputs become invalid. When the serial interface is selected, the shift register and counter are reset.

Display data RAM and internal register access

Since the S1D15710 series access viewed from the MUP side satisfies the cycle time and does not require the wait time, high-speed data transfer is enabled.

The S1D15710 series performs a kind of inter-LSI pipeline processing through the bus holder attached to the internal data bus when it performs the data transfer with the MPU.

For example, when data is written on the display data RAM, the data is first held in the bus holder and written

on the display data RAM up to the next data write cycle. Further, when the MPU reads the contents of display data RAM, the read data at the first data read cycle (dummy) is held in the bus holder and read on the system bus from the bus holder up to the next data read cycle. The read sequence of the display data RAM is restricted. When the address is set, note that the specified address data is not output to the subsequent read instruction and output at the second data read. Therefore single dummy read is required after the address set and write cycle. Figure 2 shows this relationship.

Busy flag

When the busy flag is "1", it indicates that the S1D15710 series is performing an internal operation, and only the status read instruction can be accepted. The busy flag is output to the D7 pin using the status read command. If the cycle time (tCYC) is ensured, the MPU throughput can be improved greatly since this flag needs not be checked before each command.

• Write



Figure 2

Display Data RAM

Display data RAM

This display data RAM stores display dot data and consists of 65 (8 pages \times one 8 bit + 1) \times 256 bits. Desired bits can be accessed by specifying page and column addresses.

Since the MPU display data D7 to D0 correspond to the common direction of the liquid crystal display, the restrictions at display data transfer is reduced and the



display configuration with the high degree of freedom can easily be obtained when the S1D15710 series is used for the multiple chip configuration.

Besides, the read/write operation to the display data RAM is performed through the I/O buffer from the MPU side independently of the liquid crystal drive signal read. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.



Figure 3

Page address circuit

As shown in Figure 4, the page address of the display data RAM is specified using the page address set command. To access the data using a new page, the page address is respecified.

The page address 8 (D3,D2,D1,D0=1,0,0,0) is an indicator dedicated RAM area and only the display data D0 is valid.

Column address circuit

As shown in Figure 4, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented by +1 at every input of display data read/write command. This allows the MPU to access the display data continuously.

Incrementation of the column address is stopped by FFH. When display data is accessed continuously, the column address continues to specify the FFH after access of the FFH. It should be noted that the column address FFH display data is accessed repeatedly. The column address and page address are independent of each other. Therefore, when shifting from the column of page 0 to the column of page 1, for example, it is necessary to specify each of the page address and column address again.

Furthermore, as shown in Table 4, the AD command (segment driver direction select command) can used to reverse the correspondence between the display data RAM column address and segment output. This allows constraints on IC layout to be minimized at the time of LCD module assembling.

| Tab | le | 4 | |
|------|----|---|--|
| 1 UD | 10 | _ | |

| SEG or | utput | SEG0 | SEG223 |
|--------|-------|---------------------------|--------------------------------|
| ADC | "0" | 0 (H) \rightarrow Colum | n Address \rightarrow DF (H) |
| (D0) | "1" | FF (H)←Colum | n Address← 20 (H) |

Line address circuit

When displaying contents of the display data RAM, the line address circuit is used for specifying the corresponding addresses. See Figure 4. Using the display start line address set command, the top line is normally selected (when the common output state is normal, COM0 is output. And, when reversed outputs COM63). For the display area of 65 lines is secured starting from the specified display start line address in the address incrementing direction.

Dynamically changing the line address using the display start line address set command enables screen scrolling and page change.

S1D15710 Series



Figure 4

Display data latch circuit

The display data latch circuit is a latch that temporarily stores the display data output from the display data RAM to the liquid crystal drive circuit.

Since the Display Normal Rotation/Reversal, Display ON/OFF, and Display All Lighting ON/OFF commands control the data in this latch, the data within the display data RAM is not changed.

Oscillator Circuit

This oscillator circuit is a CR type oscillator and generates display clocks. The oscillator circuit is valid only when M/S=HIGH and CLS=HIGH and starts oscillation after the Built-in Oscillator Circuit ON command is entered. When CLS=LOW, the oscillation is stopped and the display clocks are entered from the CL pin.

Display Timing Generator Circuit

This display timing generator circuit generates timing signals from the display clocks to the line address circuit and the display latch circuit. It latches the display data to the display data latch circuit and outputs it to the segment drive output pin by synchronizing to the display clocks. The read operation of display data to the liquid crystal drive circuit is completely independent of the access to the display data RAM from the MPU. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.

The circuit also generates the internal common timing, liquid crystal alternating current signal (FR), and synchronous signal (SYNC) from the display clocks.

As shown in Figure 5, the FR normally generates the drive waveforms in the 2-frame alternating current drive system to the liquid crystal drive circuit. It can generate n-line reversal alternating current drive waveforms by setting data (n-1) to the n-line reversal drive register. If a display quality problem such as crosstalk occurs, it can be improved by using the n-line reversal alternating current drive waveforms. Determine the number of lines (n) to which alternating current is applied by actually displaying the liquid crystal.

SNYC is a signal that synchronizes the line counter and common timing generator circuit to the SYNC signal output side IC. Therefore the SYNC signal becomes a waveform at a duty ratio of 50% that synchronizes to the frame synchronization.

When the S1D15710 series is used for the multiple chip configuration, the slave side needs to supply the display timing signals (FR, SYNC, CL, and DOF) from the master side.

Table 5 shows the state of FR, SYNC, CL, or $\overline{\text{DOF}}$.

| Tab | le 5 | |
|-----|------|--|
|-----|------|--|

| | Operation mode | FR | SYNC | CL | DOF |
|------------|---|--------|--------|--------|--------|
| Master | Built-in oscillator circuit valid (CLS=HIGH) | Output | Output | Output | Output |
| (M/S=HIGH) | Built-in oscillator circuit invalid (CLS=LOW) | Output | Output | Input | Output |
| Slave | Built-in oscillator circuit valid (CLS=HIGH) | Input | Input | Input | Input |
| (M/S=LOW) | Built-in oscillator circuit invalid (CLS=LOW) | Input | Input | Input | Input |

2-frame alternating current drive waveforms



Figure 5

n-line reversal alternating current drive waveforms (Example of n=5: when the line reversal register is set to 4)



Common Output State Selection Circuit

The S1D15710 series can set the scanning direction of the COM output using the common output state selection command (see Figure 6). Therefore the IC assignment restrictions at LCD module assembly are reduced.

| Table 6 | | | | | | |
|-----------------|------------------------|---------------|--------|--|--|--|
| State | COM scanning direction | | | | | |
| Normal rotation | COM 0 | \rightarrow | COM 63 | | | |
| Reversal | COM 63 | \rightarrow | COM 0 | | | |

Liquid Crystal Drive Circuit

This liquid crystal drive circuit is 289 sets of mutiplexers that generate quadruple levels for liquid crystal drive. It outputs the liquid crystal drive voltage that corresponds to the combinations of the display data, COM scanning signal, and FR signal.

Figure 6 shows examples of the SEG and COM output waveforms.



Figure 7

Power Supply Circuit

This power supply circuit is a low power supply consumption one that generates the voltage required for the liquid crystal drive and consists of a boosting circuit, voltage adjusting circuit, and voltage follower circuit. It is valid only at master operation.

The power supply circuit ON/OFF controls the boosting

circuit, voltage adjusting circuit, and voltage follower circuit using the power supply control set command, respectively.

Therefore, it can also use the partial functions of the external power supply and built-in power supply together. Table 7 lists the functions that control 3-bit data using the power control set command and Table 8 lists the reference combinations.

| Table 7 | Deceription | of controlling hits | uning the neuron | a a netral a set a a mana a na |
|---------|-------------|---------------------|------------------|--------------------------------|
| Table / | Description | oi controllina biis | using the power | CONTOL SELCOMINADO |
| 100101 | Booonpaon | or controlling bito | aonig and ponor | oond of oot oon nand |

| | | | ate |
|----|---|-----|-----|
| | Item | "1" | "0" |
| D2 | Boosting circuit control bit | ON | OFF |
| D1 | Voltage adjusting circuit (V adjusting circuit) control bit | ON | OFF |
| D0 | Voltage follower circuit (V/F circuit) control bit | ON | OFF |

| Status of use | D2 | D1 | D0 | Boosting circuit | V adjusting circuit | V/F circuit | External voltage input | Boosting system pin |
|--|----|----|----|---------------------|------------------------|----------------|------------------------|------------------------|
| Built-in power supply used | 1 | 1 | 1 | 0 | 0 | 0 | VSS2 | Used |
| ② V adjusting circuit and V/F circuit only | 0 | 1 | 1 | Х | 0 | 0 | Vout, Vss2 | OPEN |
| ③ V/F circuit only | 0 | 0 | 1 | Х | Х | 0 | V5, VSS2 | OPEN |
| ④ External power supply only | 0 | 0 | 0 | X | Х | Х | V1 to V5 | OPEN |

Table 8 Reference combinations

• The boosting system pin indicates the CAP1+, CAP1-, CAP2+, CAP2-, or CAP3- pin.

• Although the combinations other than those listed in the above table are also possible, they cannot be recommended because they are not actual use methods.

Boosting circuit

The boosting circuit incorporated in the S1D15710 series enables the quadruple boosting, triple boosting, and double boosting of the VDD – VSS2 potential.

For the quadruple boosting, the VDD \leftrightarrow VSS2 potential is quadruple-boosted to the negative side and output to the VOUT pin by connecting the capacitor C1 between CAP1+ \leftrightarrow and CAP1-, between CAP2+ \leftrightarrow and CAP2-, between CAP1+ \leftrightarrow and CAP3-, and between VSS2 \leftrightarrow and VOUT.

For the triple boosting, the $VDD \leftrightarrow VSS2$ potential is

triple-boosted to the negative side and output to the Vout pin by connecting the capacitor C1 between CAP1+ \leftrightarrow and CAP1-, between CAP2+ \leftrightarrow and CAP2-, and between VSS2 \leftrightarrow and Vout and strapping both CAP3- and Vout pins.

For the double boosting, the VDD \leftrightarrow VSS2 potential is doubly boosted to the negative side and output to the VOUT pin by connecting the capacitor C1 between CAP1+ \leftrightarrow and CAP1-, and between VSS2 \leftrightarrow , setting CAP2+ to OPEN, and VOUT and strapping CAP2-, CAP3-, and VOUT pins.

Figure 8 shows the relationships of boosting potential.



• Set the VSS2" voltage range so that the voltage of the VOUT pin cannot exceed the absolute maximum ratings.

Voltage adjusting circuit

The boosting voltage generated in VOUT outputs the liquid crystal drive voltage V5 through the voltage adjusting circuit.

Since the S1D15710 series incorporates a high-accuracy constant power supply, 64-step electronic control function, and V5 voltage adjusting resistor, a high-accuracy voltage adjusting circuit can eliminate and save parts.

(A) When using the V5 voltage adjusting built-in resistor The liquid crystal power supply voltage V5 can be controlled only using the command without an external resistor and the light and shade of liquid crystal display be adjusted by using the V5 voltage adjusting built-in resistor and the electronic control function.

The V5 voltage can be obtained according to Expression A-1 within the range of |V5| < |VOUT|.

$$V_{5} = \left(1 + \frac{Rb}{Ra}\right) \cdot V_{EV}$$

$$= \left(1 + \frac{Rb}{Ra}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$
(Expression A-1)
$$\left[\Theta V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}\right]$$





VREG is a constant voltage source within an IC, and the value at Ta=25 °C is constant as listed in Table 9.

| | Table 9 |) | | |
|-----------------------|-------------------------|--------|------|------|
| Device | Temperature gradient | Unit | Vreg | Unit |
| Internal power supply | -0.05 | [%/°C] | -2.1 | [V] |

 α indicates an electronic control command value. Setting data in a 6-bit electronic control register enters one state among 64 states. Table 10 lists the values of α based on the setup of the electronic control register.

| D5 | D4 | D3 | D2 | D1 | D0 | α |
|----|----|----|----|----|-----------|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 63 |
| 0 | 0 | 0 | 0 | 0 | 1 | 62 |
| 0 | 0 | 0 | 0 | 1 | 0 | 61 |
| | | | | | | ÷ |
| 1 | 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Rb/Ra indicates the V5 voltage adjusting built-in resistance ratio and can be adjusted into eight steps using the V5 voltage adjusting built-in resistance ratio set command. The reference values of the (1+Rb/Ra) ratio are obtained as listed in Table 11 by setting 3-bit data in the V5 voltage adjusting built-in resistance ratio register.

Table 11 (Reference values)

| F | Registe | e r | Device per temperature gradient [Unit: %/°C] |
|----|---------|------------|---|
| D2 | D1 | D0 | -0.05 |
| 0 | 0 | 0 | 4.5 |
| 0 | 0 | 1 | 5.0 |
| 0 | 1 | 0 | 5.5 |
| 0 | 1 | 1 | 6.0 |
| 1 | 0 | 0 | 6.5 |
| 1 | 0 | 1 | 7.0 |
| 1 | 1 | 0 | 7.6 |
| 1 | 1 | 1 | 8.1 |

For the internal resistance ratio, a manufacturing dispersion of up to $\pm 7\%$ should be taken into account. When not within the tolerance, adjust the V5 voltage by externally mounting Ra and Rb.

Figure 10 show the V5 voltage reference values per temperature gradient device based on the values of the V5 voltage adjusting built-in resistance ratio register and electronic control register at Ta= 25° C.



Figure 10 S1D15710***** Temperature gradient = -0.05%/°C

 V_5 voltage based on the values of V_5 voltage adjusting built-in resistance ratio register and electronic control register

<Setting example: When setting $V_5 = -9$ V at Ta=25°C> From Figure 8 and Expression A-1.

| | | Table 12 | | | | | | | | | |
|----------------------|----------|----------|----|----|----|----|--|--|--|--|--|
| | Register | | | | | | | | | | |
| Description | D5 | D4 | D3 | D2 | D1 | D0 | | | | | |
| V5 voltage adjusting | - | - | - | 0 | 1 | 0 | | | | | |
| electronic control | 1 | 0 | 0 | 1 | 0 | 1 | | | | | |

In this case, Table 13 lists the V5 voltage variable range and pitch width using the electronic control function.

| | | | Table 13 | | | |
|----------------|-------|----|----------|----|------|------|
| V5 | Min. | | Тур. | | Max. | Unit |
| Variable range | -11.6 | to | -9.3 | to | -7.1 | [V] |
| Pitch width | | | 67 | | | [mV] |

(B) When using the external resistor (not using the V5 voltage adjusting built-in resistor) ①
 The liquid crystal power supply voltage V5 can

The liquid crystal power supply voltage V5 can also be set by adding the resistors (Ra' and Rb') between VDD and VR and between VR and V5 without the V5 voltage adjusting built-in resistor (IRS pin=LOW). Also in this case, the liquid crystal power supply voltage V5 can be controlled using the command and the light and shade of liquid crystal display can be adjusted by using the electronic control function. The V5 voltage can be obtained from Expression B-1 by setting the external resistors Ra' and Rb' within the range of |V5| < |VOUT|.

$$V_{5} = \left(1 + \frac{Rb'}{Ra'}\right) \cdot V_{EV}$$

$$= \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$

$$\left[\Theta V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}\right]$$
(Expression B-1)





<Setting example: When setting V5=-9 V at Ta=25°C>

Set the value of the electronic control register as the intermediate value (D5, D4, D3, D2, D1, D0) = (1,0,0,0,0,0). From the foregoing we can establish the expression:

$$\alpha = 31$$

 $V_{REG} = -2.1V$

From Expression B-1, it follows that

$$V_5 = \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG} \text{ (Expression B-2)}$$
$$-9V = \left(1 + \frac{Rb'}{Ra'}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$

Also, suppose the current applied to Ra' and Rb' is 5 μ A. $Ra' + Rb' = 1.8M\Omega$ (Expression B-2) It follows that

Therefore from Expressions B-2 and B-3, we have

$$\frac{Rb'}{Ra'} = 4.3$$
$$Ra' = 340k\Omega$$
$$Rb' = 1460k\Omega$$

In this case, Table 14 lists the V5 voltage variable range and pitch width using the electronic control function.

| | | | Table 14 | | | |
|----------------|-------|----|----------|----|------|------|
| V5 | Min. | | Тур. | | Max. | Unit |
| Variable range | -11.1 | to | -9.0 | to | -6.8 | [V] |
| Pitch width | | | 67 | | | [mV] |

(C) When using the external resistor (not using the V5 voltage adjusting built-in resistor) ⁽²⁾

In the use of the above-mentioned external resistor, the liquid crystal power supply voltage V5 can also be set by adding the resistors to finely adjust Ra' and Rb'. Also in this case, the liquid crystal power supply voltage V5 can be controlled using the command and the light and shade of liquid crystal display can be adjusted by using the electronic control function. The V5 voltage can be obtained from the following expression C-1 by setting the external resistors R1, R2 (variable resistors), and R3 within the range of |V5| < |VOUT| and finely adjusting R2 (Δ R2).

$$V_{5} = \left(1 + \frac{R_{3} + R_{2} - \Delta R_{2}}{R_{1} + \Delta R_{2}}\right) \cdot V_{EV}$$
$$= \left(1 + \frac{R_{3} + R_{2} - \Delta R_{2}}{R_{1} + \Delta R_{2}}\right) \cdot \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}$$
$$\left[\Theta V_{EV} = \left(1 - \frac{\alpha}{162}\right) \cdot V_{REG}\right] \quad \text{(Expression C-1)}$$





<Setting example: When setting V5=-7 to -11 V at Ta=25°C>

Set the value of the electronic control register as the intermediate value (D5, D4, D3, D2, D1, D0) = (1,0,0,0,0,0). From the foregoing we can establish the expression:

$$\alpha = 31$$
$$V_{REG} = -2.1V$$

When $\Delta R_{2}=0\Omega$, to obtain V5=-9 V from Expression C-1, it follows that

$$-11V = \left(1 + \frac{R_3 + R_2}{R_1}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$
(Expression C-2)

When $\Delta R_2 = R_2$, to obtain V5=-7V, it follows that

$$-7V = \left(1 + \frac{R_3}{R_1 + R_2}\right) \cdot \left(1 - \frac{31}{162}\right) \cdot (-2.1)$$
(Expression C-3)

Also, suppose the current applied between VDD and V5 is 5μ A.

$$R_1 + R_2 + R_3 = 1.8M\Omega$$

(Expression C-4)

It follows that Therefore from Expressions C-2, C-3, and C-4, we have

$$R_1 = 162k\Omega$$
$$R_2 = 278k\Omega$$

 $R_3 = 1363k\Omega$

At this time, the V5 voltage variable range and notch width based on electronic volume function are given in the following Table when V5=-9 V by R2 is assumed:

| | | | Table 15 | | | |
|----------------|-------|----|----------|----|------|------|
| V5 | Min. | | Тур. | | Max. | Unit |
| Variable range | -11.1 | to | -9.0 | to | -6.8 | [V] |
| Pitch width | | | 67 | | | [mV] |

- When using the V5 voltage adjusting built-in resistor or electronic control function, the state where at least the V5 voltage adjusting circuit and voltage follower circuit are operated together needs to be set using the power control set command. Also when the boosting circuit is OFF, the voltage needs to be applied from VOUT.
- The VR pin is valid only when the V5 voltage adjusting built-in resistor (IRS pin=LOW). Set the VR pin to OPEN when using the V5 voltage adjusting built-in resistor (IRS pin=HIGH).
- Since the VR pin has high input impedance, noise must be taken into consideration such as for short and shielded lines.

Liquid crystal voltage generator circuit

The V5 voltage is resistor-split within an IC and generates the V1, V2, V3, and V4 potentials required for the liquid crystal drive.

Further, the V1, V2, V3, and V4 potentials are impedanceconverted by the voltage follower and supplied to the liquid crystal drive circuit. Using the bias set command allows you to select a desired bias ratio from 1/9 or 1/7.

High power mode

The power supply circuit incorporated in the S1D15710 series <u>has the ultra-low power consumption (normal mode: HPM=HIGH)</u>. Therefore the display quality

may be deteriorated in large load liquid crystal or panels. In this case, the display quality can be improved by setting $\overline{\text{HPM}}$ pin=LOW (high power mode). Whether to use the power supply circuit in this mode should need the display confirmation by actual equipment.

Also, if improvement is insufficient even for the high power mode setting, use either the S1D15710D10B* or supply liquid crystal drive power externally. In either case, be sure to check the display thoroughly.

Command sequence when the built-in power supply is turned off

To turn off the built-in power supply, set it in the power save state and then turn off the power supply according to the command sequence shown in Figure 13 (procedure).



Figure 13

- (1) All the built-in power supply used
- (1) When using the V5 voltage adjusting built-in resistor (Example of Vss2=Vss, quadruple boosting)







- (2) Only the voltage adjusting circuit and V/F circuit used
- (1) When using the V5 voltage adjusting built-in resistor





③ Only the V/F circuit used



(4) Only the external power supply used Depending on all external power supplies



Common reference setting example At V5=-8 to -12 V variable

| Item | Setting value | Unit |
|------|---------------|------|
| C1 | 1.0 to 4.7 | μF |
| C2 | 0.01 to 1.0 | μF |

Figure 14

- *1 Since the VR terminal input impedance is high, use short leads and shielded lines. When the VR terminal is not used, means should be taken to prevent capacitance of the line or others from being applied.
- *2 C1 and C2 are determined according to the size of the LCD panel. Set a value so that the liquid crystal drive voltage can be stable.

[Setting example] • Turn on the V5 adjusting circuit and the V/F circuit and apply external voltage.

- Display LCD heavy load patterns like lateral stripes and determine C2 so that the liquid crystal drive voltages (V1 to V5) can be stable.
- Then turn on all built-in power supplies and determine C1.
- *3 Capacity is connected in order to stabilize voltage between VDD and Vss power supplies.
- *4 When the built-in V/F circuit is used to drive an LCD panel with heavy alternating or direct current load, we recommend that external resistance be connected in order to stabilize V/F outputs, or electric potentials, V1, V2, V3 and V4.



Adjust resistance value R4 to the optimal level by checking driving waveform displayed on the LCD.

Reference setting: $R_4 = 0.1$ to $1.0 [M\Omega]$

Figure 15

*5 Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.

Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

- 1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
- 2. Suppress the resistance connecting to the power supply pin of the driver chip.
- 3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between VOUT and VSS2) of this IC are being switched over

by use of the transistor with very low ON-resistance of about 10Ω . However, when installing the COG, the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.

Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.

2. Connection of the smoothing capacitors for the liquid crystal drive

The smoothing capacitors for the liquid crystal driving potentials (V1. V2, V3 and V4) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause non-conformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally.

Reference value of the resistance is $100k\Omega$ to $1M\Omega$. Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase. Indicated below is an exemplary connection diagram of external resistors. Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 1.

Exemplary connection diagram 2.



Reference circuit examples

Reset Circuit

When the RES input is set to the LOW level, this LSI enters each of the initial setting states

- 1. Display OFF
- 2. Display Normal Rotation
- 3. ADC Select: Normal rotation (ADC command D0=0)
- 4. Power Control Register: (D2,D1,D0)=(0,0,0)
- 5. Register Data Clear within Serial Interface
- 6. LCD Power Supply Bias Ratio: 1/9 bias
- 7. n-Line Alternating Current Reversal Drive Reset
- 8. Power saving clear
- 9. Display All Lighting OFF: (Display All Lighting ON/OFF command D0=LOW)
- 10. Built-in Oscillator Circuit stopped
- 11. Static Indicator OFF Static Indicator Register: (D1,D2)=(0,0)
- 12. Read Modify Write OFF
- 13. Display start line set to the first line
- 14. Column address set to address 0
- 15. Page address set to page 0
- 16. Common Output State Normal rotation
- 17. V5 Voltage Adjusting Built-in Resistance Ratio Register: (D2,D1,D0)=(0,0,0)
- 18. Electronic Control Register Set Mode Reset Electronic Control Register* (D5, D4, D3, D2, D1, D0) = (1,0,0,0,0)
- 19. n-Line Alternating Current Reversal Register: (D3, D2, D1, D0) = (0, 0, 0, 0)



20. Test Mode Reset

On the other hand, when using the reset command, only the items 11 to 20 of the above-mentioned initial setting are executed.

When the power is turned on, the initialization using the RES pin is required. After the initialization using the RES pin, each input pin needs to be controlled normally. Besides, when the MPU control signal has high impedance, overcurrent may be applied to an IC. After turning on the power, take action so that the input pin cannot have high impedance.

The S1D15710 Series discharge electric charges of V5 and VOUT at RES pin is set to the LOW level. If external power supplies for driving LCD are used, do not input external power while the RES pin is set to the LOW level to prevent short-circuiting between the external power supplies and VDD.

7. COMMAND DESCRIPTION

The S1D15710 series identifies data bus signals according to the combinations of A0, $\overline{\text{RD}}(\text{E})$, and $\overline{\text{WR}}(\text{R}/\overline{\text{W}})$. Since the interpretation and execution of commands are performed only by the internal timing independently of external clocks, the S1D15710 performs high-speed processing that does not require busy check normally.

The 80 series MPU interface starts commands by inputting low pulses to the $\overline{\text{RD}}$ pin at read and to the $\overline{\text{WR}}$ pin at write operation. The 68 series MPU interface enters the read state when HIGH is input to the R/ $\overline{\text{W}}$ pin. It enters the write state when LOW is input to the same pin. It starts commands by inputting high pulses to the E pin (for the timing, see the Timing Characteristics of Chapter 10). Therefore the 68 series MPU interface differs from the 80 series MPU interface in that $\overline{\text{RD}}(E)$ is set to "1 (H)" at status read and display data read in the Command Description and Command Table. The command description is given below by taking the 80 series MPU interface as an example. When selecting the serial interface, enter sequential data from D7.

Command description

(1) Display ON/OFF

This command specifies display ON/OFF.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|----|-------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Display ON |
| | | | | | | | | | | 0 | Display OFF |

For display OFF, the segment and common drivers output the VDD level.

(2) Display Start Line Set

This command specifies the display start line address of the display data RAM shown in Figure 4. The display area is displayed for 65 lines from the specified line address to the line address increment direction. When this command is used to dynamically change the line address, the vertical smooth scroll and page change are enabled. For details, see the Line address circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
|----|---------|-----------|----|----|----|----|--------------|----|----|----|--------------|
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | | | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | \downarrow | | | | \downarrow |
| | | | | | 1 | 1 | 1 | 1 | 1 | 0 | 62 |
| | | | | | 1 | 1 | 1 | 1 | 1 | 1 | 63 |

(3) Page Address Set

This command specifies the page address that corresponds to the low address when accessing the display data RAM shown in Figure 4 from the MPU side. The display data RAM can access desired bits when the page address and column address are specified. Even when the page address is changed, the display state will not be changed. For details, see the Page address circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
|----|---------|-----------|----|----|----|----|----|--------------|----|----|--------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | 0 | 0 | 0 | 1 | 1 |
| | | | | | | | 0 | 0 | 1 | 0 | 2 |
| | | | | | | | | \downarrow | | | \downarrow |
| | | | | | | | 0 | 1 | 1 | 1 | 7 |
| | | | | | | | 1 | 0 | 0 | 0 | 8 |

(4) Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (higher 4-bits and lower 4-bits) when it is set (set continuously in principle). Each time the display data RAM is accessed, the column address automatically increments (+), making it possible for the MPU to continuously read and write the display data. The column address increment is stopped at FFH, and the FFH is specified continuously. This must be noted when you want to access continuously. In this case, the page address is not changed continuously. For details, see "Column Address Circuit" in Function Description.

| | A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------------------------------|----|---------|-----------|----|----|----|----|----|----|----|----|
| High-order bit \rightarrow | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 |
| Low-order bit \rightarrow | | | | | | | 0 | A3 | A2 | A1 | A0 |
| | | | | | | | | | | | |

| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
|----|-----------|----|-----------|--------------|----|-----------|-----------|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| | | | | \downarrow | | | | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 254 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 255 |

(5) Status Read

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|------|-----|--------|-------|----|----|----|----|
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |
| BUSY | When BUSY=1, indicates an internal operation being done or reset. The command cannot be accepted until BUSY=0 is reached. However, if the cycle time is satisfied, the command needs not be checked. |
|--------|--|
| ADC | Indicates the correspondence relationship between the column address and segment driver. 0: Reversal (column address 199–n ↔ SEG n) 1: Normal rotation (column address n ↔ SEG n) (Reverses the polarity of ADC command.) |
| ON/OFF | ON/OFF: Specifies display ON/OFF 0: Display ON 1: Display OFF (Reverses the polarity of display ON/OFF command.) |
| RESET | Indicates the RES signal or that initial setting is being done using the reset command. 0: Operating state 1: Resetting |

(6) Display Data Write

This command writes 8-bit data to the specified address of the display data RAM. Since the column address is automatically incremented by 1 after the data is written, the MPU can successively write the display data.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|--------|-----|----|----|----|
| 1 | 1 | 0 | | | W | rite d | ata | | | |

(7) Display Data Read

This command reads the 8-bit data in the specified address of the display data RAM. Since the column address is automatically incremented by 1 after the data is written, the MPU can successively read the data consisting of multiple words.

Besides, immediately after the column address is set, dummy read is required one time. For details, see the description of the Display data RAM and internal register access of "Function Description". When using the serial interface, the display cannot be read.

| A0 | E RD | <u>R/W</u> WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|------------------|----|----|----|-------|-----|----|----|----|
| 1 | 0 | 1 | | | Re | ead d | ata | | | |

(8) ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence relationship between the column address of the display RAM data shown in Figure 4 and the segment driver output. Therefore the order of the segment driver output pin can be reversed using the command. After the display data is written and read, the column address is incremented by 1 according to the column address of Figure 4. For details, see the Column address circuit of "Function Description".

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|----------------|-----------|----|----|----|----|----|----|----|----|-----------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Clockwise (normal rotation) |
| | | | | | | | | | | 1 | Counterclockwise (reversal) |

(9) Display Normal Rotation/Reversal

This command can reversal display lighting and non-lighting without overwriting the contents of display data RAM. In this case, the contents of display data RAM are held.

| A0 | <u>E</u> RD | <u>R/W</u> WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|----------------|------------------|----|----|----|----|----|----|----|----|---|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | LCD on potential (normal rotation) RAM data HIGH |
| | | | | | | | | | | 1 | LCD on potential (reversal) RAM data LOW |

(10) Display All Lighting ON/OFF

This command can forcedly make all display set in the lighting state irrespective of the contents of display data RAM. In this case, the contents of display data RAM are held.

This command has priority over the display normal rotation/reversal command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|----|----------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Normal display state |
| | | | | | | | | | | 1 | Display all lighting |

(11) LCD Bias Set

This command selects the bias ratio of the voltage required for liquid crystal drive. The command is valid when the V/ F circuit of the power supply circuit is operated.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Selected state |
|----|---------|-----------|----|----|----|----|----|----|----|----|----------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1/9 bias |
| | | | | | | | | | | 1 | 1/7 bias |

(12) Read Modify Write

This command is used together with the end command. Once this command is entered, the column address can be incremented by 1 only using the display data write command instead of being changed using the display read command. This state is held until the end command is entered. When the end command is entered, the column address returns to the address when the read modify write command is entered. This function can reduce the load of the MPU when repeatedly changing data for a specific display area such as a blinking cursor.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

* The commands other than Display Data Read/Write can be used even in Read Modify Write mode. However, the column address set command cannot be used.

• Sequence for cursor display



Figure 16

(13) End

This command resets the Read Modify Write mode and returns the column address to the mode initial address.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |



Figure 17

(14) Reset

This command initializes Display Start Line, Column Address, Page Address, Common Output State, V5 Voltage Adjusting Built-in Resistance Ratio, Electronic Control, and Static Indicator and resets the Read Modify Write mode and Test mode. This will not have any effect on the display data RAM. For details, see the Reset of "Function Description".

Reset operation is performed after the reset command is entered.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The initialization when the power is applied is performed using the reset signal to the $\overline{\text{RES}}$ pin. The reset command cannot be substituted for the signal.

(15) Common Output State Selection

This command can select the scanning direction of the COM output pin. For details, see the Common Output State Selection Circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Selec | ted state |
|----|---------|-----------|----|----|----|----|----|----|----|----|-----------------|--------------------------|
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | * | * | * | Normal rotation | $COM0 \rightarrow COM63$ |
| | | | | | | | 1 | | | | Reversal | $COM63 \rightarrow COM0$ |
| | | | | | | | | | | | | * Invalid bi |

(16) Power Control Set

This command sets the function of the power supply circuit. For details, see the Power Supply Circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Selected state |
|----|---------|-----------|----|----|----|----|----|--------|--------|--------|---|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 1 | | | Boosting circuit: OFF Boosting circuit: ON |
| | | | | | | | | | 0 1 | | V adjusting circuit: OFF V adjusting circuit: ON |
| | | | | | | | | | | 0 1 | V/F circuit: OFF V/F circuit: ON |

(V/F circuit: Voltage follower circuit, V adjusting circuit: voltage adjusting circuit)

(17) V5 Voltage Adjusting Built-in Resistance Ratio Set

This command sets the V5 voltage adjusting built-in resistance ratio. For details, see the Power Supply Circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb to Ra ratio |
|----|---------|-----------|----|----|----|----|----|----|--------------|----|----------------|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Small |
| | | | | | | | | 0 | 0 | 1 | |
| | | | | | | | | 0 | 1 | 0 | |
| | | | | | | | | | \downarrow | | \downarrow |
| | | | | | | | | 1 | 1 | 0 | |
| | | | | | | | | 1 | 1 | 1 | Large |

(18) Electronic Control (2-Byte Command)

This command controls the liquid crystal drive voltage V5 output from the voltage adjusting circuit of the built-in liquid crystal power supply and can adjust the light and shade of liquid crystal display.

Since this command is a 2-byte command that is used together with the electronic control mode set command and electronic control register set command, always use both the commands consecutively.

• Electronic Control Mode Set

Entering this command validates the electronic control register set command. Once the electronic control mode is set, the commands other than the electronic control register set command cannot be used. This state is reset after data is set in the register using the electronic control register set command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

• Electronic Control Register Set

This command is used to set 6-bit data in the electronic volume register to allow the liquid crystal drive voltage V5 to enter one-state voltage value among 64-state voltage values.

After this command is entered and the electronic control register is set, the electronic control mode is reset.

| | Е | R/W | | | | | | | | | |
|-----------|----|-----|----|-----------|----|----|--------------|----|----|----|--------------|
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | V5 |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 0 | 0 | Small |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 0 | 1 | |
| 0 | 1 | 0 | * | * | 0 | 0 | 0 | 0 | 1 | 0 | |
| | | | | | | | \downarrow | | | | \downarrow |
| 0 | 1 | 0 | * | * | 1 | 1 | 1 | 1 | 1 | 0 | |
| 0 | 1 | 0 | * | * | 1 | 1 | 1 | 1 | 1 | 1 | Large |

When not using the electronic control function, set (1,0,0,0,0,0).

• Sequence of the electronic control register set



Figure 18

(19) Static Indicator (2-Byte Command)

This command controls the indicator display of the static drive system. The static indicator display is controlled only using this command, and this command is independent of other display control commands.

The static indicator is used to connect the SYNC pin to one of its liquid crystal drive electrodes and the FRS pin to the other. For the electrodes used for the static indicator, the pattern separated from the electrodes for dynamic drive are recommended. When this pattern is too adjacent, the deterioration of liquid crystal and electrodes may be caused. Since the static indicator ON command is a 2-byte command that is used together with the static indicator register set command, always use both the commands consecutively. (The static indicator OFF command is a 1-byte command.)

• Static Indicator ON/OFF

Entering the static indicator ON command validates the static indicator register set command. Once the static indicator ON command is entered, the commands other than the static indicator register set command cannot be used. This state is reset after the data is set in the register using the static indicator register set command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Static indicator |
|----|---------|-----------|----|----|----|----|----|----|----|----|------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | OFF |
| | | | | | | | | | | 1 | ON |

• Static Indicator Register Set

This command sets data in the 2-bit static indicator register and sets the blinking state of the static indicator.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Indicator display state |
|----|---------|-----------|----|----|----|----|----|----|----|----|---|
| 0 | 1 | 0 | * | * | * | * | * | * | 0 | 0 | OFF |
| | | | | | | | | | 0 | 1 | ON (blinks at an interval of approximately 0.5 second.) |
| | | | | | | | | | 1 | 0 | ON (blinks at an interval of approximately one second.) |
| | | | | | | | | | 1 | 1 | ON (goes on at all times.) |

*: Invalid bit

• Sequence of Static Indicator Register Set



Figure 19

(20) Power Save

This command makes the static indicator enter the power save state and can greatly reduce the power consumption. The power save state consists of the sleep state and stand-by state.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Power save state |
|----|---------|-----------|----|----|----|----|----|----|----|--------|-------------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 1 | Stand-by state Sleep state |

The operating state before the display data and power save activation is held in the sleep and stand-by states, and the display data RAM can also be accessed from the MPU.

• Sleep State

This command stops all the operations of LCD display systems, and can reduce the power consumption approximate to the static current when they are not accessed from the MPU. The internal state in the sleep state is as follows:

- (1) The oscillator circuit and the LCD power supply circuit are stopped.
- (2) All liquid crystal drive circuit is stopped and the segment and common drivers output the VDD level.

• Stand-by State

This command stops the operation of the duty LCD display system and operates only the static drive system for indicators. Consequently the minimum current consumption required for the static drive is obtained. The internal state in the stand-by state is as follows:

- (1) The LCD power supply circuit is stopped. The oscillator circuit is operated.
- (2) The duty drive system liquid crystal drive circuit is stopped and the segment and common drivers output the VDD level. The static drive system is operated.
 - * When using external power supplies, it is recommended that the function of the external power supply circuit should be stopped at power save activation. For example, when providing each level of the liquid crystal drive voltage using a stand-alone split resistor circuit, it is recommended that the circuit which cuts off the current applied to the split resistor circuit should be added at power save activation. The S1D15710 series has the liquid crystal display blanking control pin DOF and is set to LOW at power save activation. The function of the external power supply circuit can be stopped using the DOF output.

(21) Power Save Reset

This command resets the power save state and returns the state before power save activation.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |

(22) n-Line Reversal Drive Register Set

This command sets the number of reversal lines of the liquid crystal drive in the register. 2 to 16 lines can be set. For details, see the Display Timing Generator Circuit of "Function Description".

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line of reversal lines |
|----|---------|-----------|----|----|----|----|----|----|--------------|----|------------------------|
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | — |
| | | | | | | | 0 | 0 | 0 | 1 | 2 |
| | | | | | | | 0 | 0 | 1 | 0 | 3 |
| | | | | | | | | | \downarrow | | \downarrow |
| | | | | | | | 1 | 1 | 1 | 0 | 15 |
| | | | | | | | 1 | 1 | 1 | 1 | 16 |

(23) n-Line Reversal Drive Reset

This command resets the n-line reversal alternating current drive and returns to the normal 2-frame reversal alternating current drive system. The value of the n-line reversal alternating current drive register is not changed.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

(24) Built-in Oscillator Circuit ON

This command starts the operation of the built-in CR oscillator circuit. This command is valid only for the master operation (M/S=HIGH) and built-in oscillator circuit valid (CLS=HIGH).

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |

(25) NOP

Non-OPeration

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----------------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

(26) Test

 $\frac{\text{IC}}{\text{RES}}$ input to LOW or by using the reset command or NOP.

| | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | <u>R/W</u> WR | E RD | A0 |
|----------------|----|----|----|----|----|----|----|----|------------------|---------|----|
| *: Invalid bit | * | * | * | * | 1 | 1 | 1 | 1 | 0 | 1 | 0 |

⁽Note) Although the S1D15710 series holds the command operating state, it may change the internal state if excessive foreign noise is entered. Such action that suppresses the generation of noise and prevents the effect of noise needs to be taken on installation and systems. Besides, to prevent sudden noise, it is recommended that the operating state should periodically be refreshed.

| | | Та | able | 16 5 | 61D | 157 | '10 | Ser | ies | С | omi | ma | ands | 3 |
|------|---|-----------|------|------|-----|-----|-----|-------|--------------|-------------------|----------------------|----------------|---------------|--|
| | | | | | C | om | mar | nd c | ode | • | | | | |
| | Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D | 2 C |)1 | D0 | Function |
| (1) | Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 1 | LCD display ON/OFF 0: OFF, 1: ON |
| (2) | Display Start Line Set | 0 | 1 | 0 | 0 | 1 | D | ispla | ay s | tar | t ac | ldr | ess | Sets the display start line address of the display RAM. |
| (3) | Page Address Set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | | P Ad | age dre | ; ss | | Sets the page address of the display RAM. |
| (4) | Column Address Set High-Order Bit | 0 | 1 | 0 | 0 | 0 | 0 | 1 | ŀ | ligh Co ado | n or olum dres | de in ss | r r | Sets the high-order four bits of the column address of the display RAM. Sets the low-order four bits of |
| | Low-Order Bit | | | Ū | | U | Ū | U | _ | Co ado | dres | n SS | | the column address of the display RAM. |
| (5) | Status Read | 0 | 0 | 1 | | Sta | tus | | 0 | (|) (| 0 | 0 | Reads the status information. |
| (6) | Display Data Read | 1 | 1 | 0 | | | W | /rite | dat | a | | | | Writes data on the display RAM. |
| (7) | Display Data Write | 1 | 0 | 1 | | | R | ead | dat | a | | | | Reads data from the display RAM. |
| (8) | ADC Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | (|) | 0 | 0 1 | Supports the SEG output of the display RAM address. 0: normal rotation, 1: Reversal |
| (9) | Display Normal Rotation/Reversal | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 1 | LCD display normal rotation/ reversal 0: normal rotation, 1: Reversal |
| (10) | Display All Lighting ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 (| 0 | 0 1 | Display all lighting 0: normal display, 1: All ON |
| (11) | LCD Bias Set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | (|) | 1 | 0 1 | Sets the LCD drive voltage bias ratio. 0: 1/9, 1: 1/7 |
| (12) | Read Modify Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | (|) (| 0 | 0 | Increments the column address. At write operation: By 1, at read: 0 |
| (13) | End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | | 1 | 1 | 0 | Resets Read Modify Write. |
| (14) | Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | (|) | 1 | 0 | Internal resetting |
| (15) | Common Output State Selection | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | ŧ | * | * | Selects the scanning direction of the COM output. 0: Normal rotation, 1: Reversal |
| (16) | Power Control Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | C | Dpe st | rat at | ing e | Selects the state of the built-in power supply |
| (17) | V5 Voltage Adjusting Internal Resistance Ratio Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | R ra | esis tio | sta se | ance tting | Selects the state of the built-in resistance ratio (Rb/Ra). |
| (18) | Electronic Control Mode Set | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | (|) (| 0 | 1 | |
| | Electronic Control Register Set | 0 | 1 | 0 | * | * | | E | lect ontr | ror ol v | nic valu | ie | | Sets the V5 output voltage in the electronic register. |
| (19) | Static Indicator ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | (| 0 | 0 1 | 0: OFF, 1: ON |
| | Static Indicator Register Set | 0 | 1 | 0 | * | * | * | * | * | * | k | St | ate | Sets the blinking state. |
| (20) | Power Save | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | (|) | 0 | 0 1 | Moves to the power save state. 0: Stand-by, 1: Sleep |
| (21) | Power Save Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | (|) | 0 | 1 | Resets power save. |
| (22) | n-Line Reversal Drive Register Set | 0 | 1 | 0 | 0 | 0 | 1 | 1 | ۱ re | Nur eve | nbe ersa | er o I L | of .ine | Sets the number of line reversal drive lines. |
| (23) | n-Line Reversal Drive Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 (| 0 | 0 | Resets the line reversal drive. |
| (24) | Built-in Oscillator Circuit ON | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | (|) | 1 | 1 | Starts the operation of the built-in CR oscillator circuit. |
| (25) | NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | (|) | 1 | 1 | Non-Operation command |
| (26) | Test | 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | ł | * | * | * | Do not use the IC chip test command. |

*: Invalid bit

8. COMMAND SETTING

Instruction Setup: Reference

(1) Initial Setting



Notes: Reference items

- *1: If external power supplies for driving LCD are used, do not supply voltage on VOUT or V5 pin during the period when RES = LOW. Instead, input voltage after releasing the reset state.
 6. Function Description "Reset Circuit"
- *2: The contents of DDRAM are not defined even in the initial setting state after resetting. 6. Function Description Section "Reset Circuit"
- *3: 7. Command Description Item (24) "Built-in oscillator circuit ON"
- *4: 7. Command Description Item (11) "LCD bias set"
- *5: 7. Command description Item (8) "ADC select"
- *6: 7. Command Description Item (15) "Common output state selection"
- *7: 6. Function Description Section "Display Timing Generator Circuit", 7. Command Description Item (22) "n-Line Reversal Register Set"
- *8: 6. Function Description Section "Power Supply Circuit" and 7. Command Description Item (17) "V5 Voltage Adjusting Built-in Resistance ratio Set"
- *9: 6. Function Description Section "Power Supply Circuit" and 7. Command Description Item (18) "Electronic Control"
- *10: 6. Function Description Section "Power Supply Circuit" and 7. Command Description Item (16) "Power Control Set"

(2) Data Display



Notes: Reference items

- *11: 7. Command Description Item (2) "Display Start Line Set"
- *12: 7. Command Description Item (3) "Page Address Set"
- *13: 7. Command Description Item (4) "Column Address Set"
- *14: The contents of DDRAM is not defined after completing initial setting. Enter data in each DDRAM to be used for display.
 - 7. Command Description Item (6) "Display Data Write"
- *15: Avoid activating the display function with entering space characters as the data if possible.
 - 7. Command Description Item (1) "Display ON/OFF"

(3) Refresh *16



Notes: Reference items

*16: It is recommended that the operating modes and display contents be refreshed periodically to prevent the effect of unexpected noise.

(4) Power *17



Notes: Reference items

- *17: This IC is a VDD VSS power system circuit controlling the LCD driving circuit for the VDD V5 power system. Shutting of power with voltage remaining in the VDD V5 power system may cause uncontrolling voltage to be output from the SEG and COM pins. Follow the Power OFF sequence.
- *18: 7. Command Description Item (20) "Power Saving"
- *19: When external power supplies for driving LCD are used, turn all external power supplies off before entering reset state.

6. Function Description Item "Reset Circuit"

*20: The threshold voltage of the LCD panel is about 1 [V]. When the internal power supply circuit is used, discharge time tH from the start of resetting to the voltage between VDD and V5 being reduced to 1 volt depends on capacitor C2 to be connected between V1 – V5 and VDD. Figure 5 shows the reference values.



Set up tL so that the relationship, tL > tH, is maintained. A state of tL < tH may cause faulty display.





If command control is disabled when power is OFF, take action so that the relationship, $t_L > t_H$, is maintained by measures such as making the trailing characteristic of power (VDD – VSS) longer.

Figure 22

9. ABSOLUTE MAXIMUM RATINGS

| Iter | m | Symbol | Specifi | catio | on value | Unit |
|--------------------------|-----------------------|----------------|---------|-------|----------|------|
| Power supply voltage | | Vdd | -0.3 | to | +7.0 | V |
| Power supply voltage (2) | | | -7.0 | to | +0.3 | |
| (Based on VDD) | At triple boosting | Vss2 | -6.0 | to | +0.3 | |
| | At quadruple boosting | | -4.5 | to | +0.3 | |
| Power supply voltage (3) | V5, Vout | -22.0 | to | +0.3 | | |
| Power supply voltage (4) | (Based on VDD) | V1, V2, V3, V4 | V5 | to | +0.3 | |
| Input voltage | | Vin | -0.3 | to | Vdd+0.3 | |
| Output voltage | | Vo | -0.3 | to | Vdd+0.3 | |
| Operating temperature | | Topr | -40 | to | +85 | °C |
| Storage temperature | ТСР | TSTR | -55 | to | +100 | |
| | Bare chip | | -55 | to | +125 | |



Vss=0 V unless specified otherwise



System (MPU) side

S1D15710 side

Figure 23

- (Notes) 1. The values of the VSS2, V1 to V5, and VOUT voltages are based on VDD=0 V.
 2. The V1, V2, V3, and V4 voltages must always satisfy the condition of VDD≥V1≥V2≥V3≥V4≥V5.
 3. Insure that voltage levels VSS2 and VOUT are always such that the relationship of VDD≥VSS≥VSS2≥ VOUT is maintained.
 - 4. When LSI is used exceeding the absolute maximum ratings, the LSI may be damaged permanently. Besides, it is desirable that the LSI should be used in the electrical characteristics condition for normal operation. If this condition is exceeded, the LSI may malfunction and have an adverse effect on the reliability of the LSI.

10. DC CHARACTERISTICS

| | | | | | Speci | fication | value | | Applicable |
|-----------------------|-----------------|--------|----------------|------------|---------|----------|---------|------|------------|
| | ltem | Symbol | Conditio | on | Min. | Тур. | Max. | Unit | pin |
| Operating | Recommended | Vdd | | | 2.7 | _ | 3.3 | V | Vdd *1 |
| voltage | operation | | | | | | | | |
| (1) Operable | | Vdd | | | 1.8 | _ | 5.5 | | Vdd *1 |
| Operating | Recommended | Vss2 | (Based on VDD) | | -3.3 | — | -2.7 | | Vss2 |
| voltage | operation | | | | | | | | |
| (2) | Operable | VSS2 | (Based on VDD) | | -6.0 | _ | -1.8 | | Vss2 |
| Operating | Operable | V5 | (Based on VDD) | | -18.0 | — | -4.5 | | V5 *2 |
| voltage | Operable | V1, V2 | (Based on VDD) | | 0.4×V5 | — | Vdd | | V1, V2 |
| (3) | Operable | V3, V4 | (Based on VDD) | | V5 | _ | 0.6×V5 | | V3, V4 |
| High level i | nput voltage | VIHC | | | 0.8×Vdd | — | Vdd | | *3 |
| Low level in | nput voltage | VILC | | | Vss | — | 0.2×Vdd | | *3 |
| High level | output voltage | Vонс | Іон=–0.5mA | | 0.8×Vdd | _ | Vdd | | *4 |
| Low level c | utput voltage | Volc | lo∟=0.5mA | | Vss | — | 0.2×Vdd | | *4 |
| Input leak of | current | Iц | VIN=VDD or VSS | | -1.0 | _ | 1.0 | μΑ | *5 |
| Output leal | current | Ilo | | | -3.0 | — | 3.0 | | *6 |
| Liquid crys | tal driver | Ron | Ta=25°C | V5=-14.0V | _ | 2.0 | 3.5 | kΩ | SEGn |
| On resis | stance | | (Based on VDD) | V5=-8.0V | — | 3.2 | 5.4 | | COMn *7 |
| Static curre | ent consumption | Issq | | | _ | 0.01 | 5 | μΑ | Vss, Vss2 |
| Output leak current | | l5Q | V5=-18.0V (Bas | ed on Vod) | — | 0.01 | 15 | | V5 |
| Input pin capacity | | Cin | Ta=25°C, f=1M⊦ | lz | _ | 5.0 | 8.0 | pF | |
| Oscillating | Built-in | fosc | Ta=25°C | | 18 | 22 | 26 | kHz | *8 |
| frequency oscillation | | | | | | | | | |
| | External input | fc∟ | | | 4.5 | 5.5 | 6.5 | | CL *8 |

Table 18

Vss=0 V, Vdd=3.0 V \pm 10%, and Ta=-40 to 85°C

Table 19

| Itom | | Symbol | Conditi | Speci | fication | value | Unit | Applicable | |
|--------|---------------------------|----------------|--------------------|-----------|----------|-------|-------|------------|-------|
| | item | Symbol | Conditio | Min. | Тур. | Max. | Unit | pin | |
| лit | Input voltage | VSS2 | At triple boosting | I | -6.0 | — | -1.8 | V | Vss2 |
| irc | | | (Based on VDD) | | | | | | |
| с С | | Vss2 | At quadruple boo | osting | -5.0 | — | -1.8 | | Vss2 |
| ppl | | (Based on VDD) | | | | | | | |
| ns | Boosting output voltage | Vout | (Based on VDD) | | -20.0 | — | | | Vout |
| ver | Voltage adjusting circuit | Vout | (Based on VDD) | | -20.0 | — | -6.0 | | Vout |
| NOC | operating voltage | | | | | | | | |
| Ļ | V/F circuit operating | V5 | (Based on VDD) | | -18.0 | — | -4.5 | | V5 *9 |
| uilt- | voltage | | | | | | | | |
| B | Reference voltage | VREG0 | Ta=25°C, | −0.05%/°C | -2.04 | -2.10 | -2.16 | | *10 |

[*: see Page 49.]

Dynamic current consumption value (1) During display operation and built-in power supply OFF Current values dissipated by the whole IC when the external power supply is used

| Table 20 Display Al | l White | | | | | | Ta=25°C | |
|---------------------|----------------------|-------------------------|------|------|---------|------|-----------|--|
| Itom | com Symbol Condition | | | | n value | Unit | Domarka | |
| item Symbol | | Condition | Min. | Тур. | Max. | Unit | Relliarks | |
| S1D15710D00B* | IDD | Vdd=5.0V, V5-Vdd=-11.0V | | 25 | 42 | μΑ | *11 | |
| /D11B* | (1) | Vdd=3.0V, V5-Vdd=-11.0V | _ | 25 | 42 | | | |

Table 21 Display Checker Pattern

| Itom | Symbol | Condition | Spe | n value | Unit | Pomarka | |
|---------------|--------|-------------------------|------|---------|------|---------|----------|
| nem | Symbol | Condition | Min. | Тур. | Max. | Unit | Rellians |
| S1D15710D00B* | IDD | Vdd=5.0V, V5-Vdd=-11.0V | _ | 38 | 64 | μΑ | *11 |
| /D11B* | (1) | Vdd=3.0V, V5-Vdd=-11.0V | — | 38 | 64 | | |

Dynamic current consumption value (2) During display operation and built-in power supply ON Current values dissipated by the whole IC containing the built-in power supply circuit

| Table 22 Disp | lay All W | /hite | | | | | - | Ta=25°C |
|---------------|-----------|------------------------------|-----------------|------|-----------|----------|------|---------|
| Itom | Symbol | Condition | | Spe | cificatio | on value | Unit | Pomarka |
| item | Symbol | Condition | | Min. | Тур. | Max. | Unit | Remarks |
| S1D15710 | Idd | VDD=5.0V, Triple boosting | Normal mode | | 92 | 154 | μA | *12 |
| D00B*/D11B* | (2) | V5-VDD=-11.0V | High power mode | | 242 | 405 | | |
| | | VDD=3.0V, Quadruple boosting | Normal mode | | 129 | 216 | | |
| | | V5-VDD=-11.0V | High power mode | | 310 | 518 | | |
| S1D15710D10B* | | VDD=5.0V, Triple boosting | Normal mode | — | 135 | 225 | | |
| | | V5-VDD=-11.0V | High power mode | | 288 | 480 | | |
| | | VDD=3.0V, Quadruple boosting | Normal mode | | 176 | 294 | | |
| | | V5-VDD=-11.0V | High power mode | | 363 | 605 | | |

Table 23 Display Checker Pattern

| | 0 | O a maliti a m | | Spe | cificatio | on value | 11 | Demoster |
|---------------|--------|------------------------------|-----------------|------|-----------|----------|------|----------|
| Item | Symbol | Condition | | Min. | Тур. | Max. | Unit | Remarks |
| S1D15710 | Idd | VDD=5.0V, Triple boosting | Normal mode | | 132 | 221 | μΑ | *12 |
| D00B*/D11B* | (2) | V5-VDD=-11.0V | High power mode | | 280 | 468 | | |
| | | VDD=3.0V, Quadruple boosting | Normal mode | | 167 | 279 | | |
| | | V5-VDD=-11.0V | High power mode | | 350 | 585 | | |
| S1D15710D10B* | | VDD=5.0V, Triple boosting | Normal mode | | 178 | 297 | | |
| | | V5-VDD=-11.0V | High power mode | | 330 | 550 | | |
| | | VDD=3.0V, Quadruple boosting | Normal mode | | 220 | 367 | | |
| | | V5-VDD=-11.0V | High power mode | | 406 | 677 | | |

Current consumption at power save Vss=0 V and VDD= $3.0 \text{ V} \pm 10\%$

Table 24

| ltere | Symbol | Condition | | cificatio | Unit | Pomarka | |
|----------------|--------|-----------|------|-----------|------|---------|---------|
| item | Symbol | Condition | Min. | Тур. | Max. | Unit | Remarks |
| Sleep state | IDDS1 | | — | 0.01 | 5 | μΑ | |
| Stand-by state | IDDS2 | | _ | 4 | 8 | | |

[*: see Page 49.]

| Juntein | values | uissipateu | Uy | |
|---------|--------|------------|----|--|
| | | | | |

Ta=25°C

Ta=25°C

Ta=25°C

[Reference data 1] • Dynamic current consumption (1) External power supply used and LCD being displayed



[Reference data 2] • Dynamic current consumption (2) Built-in power supply used and LCD being displayed





[Reference data 3]

• Dynamic current consumption (3) During access



Indicates the current consumption when the checker pattern is always written at fCYC.

Only IDD (1) when not accessed Condition: Built-in power supply OFF and external power supply used VDD - VSS = 3.0 V,V5 - VDD = -11.0 V

 $Ta = 25^{\circ}C$



[Reference data 4]



Vss and V5 system operating voltage ranges

Remarks: *2

Figure 27

[*: see page 49.]

Relationships between the oscillating frequency fosc, display clock frequency fcL, and liquid crystal frame frequency fFR

Table 25

| ltem | fc∟ | fFR |
|--|----------------------|---------------------|
| When built-in oscillator circuit used | fosc 4 | <u>fosc</u> 4*65 |
| When built-in oscillator circuit not used | External input (fcL) | <u>fcL</u> 65 |

(fFR indicates the alternating current cycle of the liquid crystal and does not indicate that of the FR signal.)

[Reference items marked by *]

- *1 The wide operating voltage range is not warranted. However, when there is a sudden voltage change during MPU access, it cannot be warranted.
- *2 For the VDD and V5 operating voltage ranges, see Figure 27. These ranges are applied when using the external power supply.
- *3 A0, D0 to D5, D6 (SCL), D7 (SI), RD (E), WR (R/W), CS1, CS2, CLS, CL, FR, M/S, C86, P/S, DOF, RES, IRS and HPM pins
- *4 D0 to D7, FR, FRS, DOF and CL pins
- *5 A0, RD (E), WR (R/W), CS1, CS2, CLS, M/S, C86, P/S, RES, IRS and HPM pins
- *6 Applied when D0 to D5, D6 (SCL), D7 (SI), CL, FR, and DOF pins are in the high impedance state
- *7 Resistance value when the 0.1 V voltage is applied between the output pin SEGn or COMn and power supply pins (V1, V2, V3, and V4). Specified within the range of operating voltage (3) RON = 0.1 V/ Δ I (Δ I indicates the current applied when 0.1 V is applied between the power ON.)
- *8 For the relationship between the oscillating frequency and frame frequency. The specification value of the external input item is a recommended value.
- *9 The V5 voltage adjusting circuit is adjusted within the voltage follower operating voltage range.
- *10 This is the internal voltage reference supply for the V5 voltage regulator circuit. The thermal slope VREG of the S1D15710 Series is about -0.05%/°C.
- *11 and *12 Indicate the current dissipated by a single IC at built-in oscillator circuit used, 1/9 bias, and display ON.

Does not include the current due to the LCD panel capacity and wireing capacity. Applicable only when there is no access from the MPU.

*12 When the V5 voltage adjusting built-in resistor is used

Timing Characteristics

System bus read/write characteristics 1 (80 series MPU)



Figure 28

*1 is set when \overline{CS} is LOW and access is made with \overline{WR} and \overline{RD} . *2 is used when \overline{WR} and \overline{RD} are LOW and accessed with \overline{CS} .

Table 26

| | | | [| VDD=4.5V to : | 5.5V, Ia=-4 | 0 to 85°C |
|----------------------------------|----------|--------|--------------------|---------------|-------------|-----------|
| li e me | 0 | 0 | O a se alliti a se | Specificati | on value | 11 |
| Item | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | A0 | tah8 | | 0 | | ns |
| Address setup time | | tAW8 | | 0 | — | |
| System cycle time | A0 | tCYC8 | | 333 | | |
| Control LOW pulse width (Write) | WR | tCCLW | | 30 | | |
| Control LOW pulse width (Read) | RD | tCCLR | | 70 | — | |
| Control HIGH pulse width (Write) | WR | tCCHW | | 30 | — | |
| Control HIGH pulse width (Read) | RD | tCCHR | | 30 | | |
| Data setup time | D0 to D7 | tDS8 | | 30 | | |
| Data hold time | | tDH8 | | 10 | | |
| RD access time | | tACC8 | CL=100pF | | 70 | |
| Output disable time | | toh8 | | 5 | 50 | |

Table 27

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

| | Cinnel Cumhel Cer | | 0 | Specificati | on value | 11 |
|----------------------------------|-------------------|---------------|-----------|-------------|----------|------|
| Item | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | A0 | tAH8 | | 0 | | ns |
| Address setup time | | tAW8 | | 0 | — | |
| System cycle time | A0 | tCYC8 | | 500 | | |
| Control LOW pulse width (Write) | WR | tCCLW | | 60 | — | |
| Control LOW pulse width (Read) | RD | tCCLR | | 120 | — | |
| Control HIGH pulse width (Write) | WR | tCCHW | | 60 | — | |
| Control HIGH pulse width (Read) | RD | t CCHR | | 60 | — | |
| Data setup time | D0 to D7 | tDS8 | | 40 | _ | |
| Data hold time | | tDH8 | | 15 | — | |
| RD access time | | tACC8 | CL=100pF | | 140 | |
| Output disable time | | toh8 | | 10 | 100 | |

Table 28

[VDD=1.8V to 2.7V, Ta=-40 to 85°C]

| 11 | 0 | 0 | O a se alliti a se | Specificati | on value | 11 |
|----------------------------------|----------|---------------|--------------------|-------------|----------|------|
| Item | Signai | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | A0 | tah8 | | 0 | | ns |
| Address setup time | | tAW8 | | 0 | — | |
| System cycle time | A0 | tCYC8 | | 1000 | _ | |
| Control LOW pulse width (Write) | WR | tCCLW | | 120 | _ | |
| Control LOW pulse width (Read) | RD | tCCLR | | 240 | — | |
| Control HIGH pulse width (Write) | WR | tCCHW | | 120 | — | |
| Control HIGH pulse width (Read) | RD | t CCHR | | 120 | — | |
| Data setup time | D0 to D7 | tDS8 | | 80 | — | |
| Data hold time | | tDH8 | | 30 | — | |
| RD access time | | tACC8 | CL=100pF | | 280 | |
| Output disable time | | toh8 | | 10 | 200 | |

*1. This is the case of accessing by \overline{WR} and \overline{RD} when $\overline{CS1} = LOW$.

*2. This is the case of accessing by $\overline{\text{CS1}}$ when $\overline{\text{WR}}$ and $\overline{\text{RD}}$ = LOW.

*3 The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for (tr+tf) ≤ (tcYc8-tccLW-tccHW) or (tr+tf) ≤ (tcYc8-tccLR-tccHR).
 *4 All timings are specified based on the 20 and 80% of Vpp.

*4 All timings are specified based on the 20 and 80% of VDD.

*5 tocclw and toccl are specified for the overlap period when $\overline{\text{CS1}}$ is at LOW (CS2= HIGH) level and $\overline{\text{WR}}$, $\overline{\text{RD}}$ are at the LOW level.



System bus read/write characteristics 2 (68 series MPU)

Figure 29

*1 is set when \overline{CS} is LOW and access is made with E. *2 is used when E is HIGH and access is made with \overline{CS} .

|--|

[VDD=4.5V to 5.5V, Ta=-40 to 85°C]

| | | | | | Specification value | | |
|---------------------|-------|----------|---------------|-----------|---------------------|------|------|
| Item | | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | | A0 | tAH6 | | 0 | — | ns |
| Address setup time | | | tAW6 | | 0 | | |
| System cycle time | | | tCYC6 | | 333 | — | |
| Data setup time | | D0 to D7 | tDS6 | | 30 | _ | |
| Data hold time | | | tDH6 | | 10 | | |
| Access time | | | tACC6 | CL=100pF | — | 70 | |
| Output disable time | | | tOH6 | | 10 | 50 | |
| Enable HIGH pulse | Read | E | t EWHR | | 70 | _ | |
| width | Write | | tewhw | | 30 | — | |
| Enable LOW pulse | Read | E | tewlr | | 30 | _ | |
| width | Write | | tewlw | | 30 | _ | |

Table 30

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

| | | | | | Specificati | ion value | |
|---------------------|-------|----------|---------------|-----------|-------------|-----------|------|
| ltem | | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | | A0 | tAH6 | | 0 | | ns |
| Address setup time | | | tAW6 | | 0 | | |
| System cycle time | | | tCYC6 | | 500 | | |
| Data setup time | | D0 to D7 | tDS6 | | 40 | | |
| Data hold time | | | tDH6 | | 15 | | |
| Access time | | | tACC6 | CL=100pF | — | 140 | |
| Output disable time | | | toh6 | | 10 | 100 | |
| Enable HIGH pulse | Read | E | t EWHR | | 120 | — | |
| width | Write | | t EWHW | | 60 | | |
| Enable LOW pulse | Read | E | tewlr | | 60 | | |
| width | Write | | tewlw | | 60 | — | |

Table 31

[VDD=1.8V to 2.7V, Ta=-40 to 85°C]

| ltom | | Signal | Symbol | Condition | Specificat | ion value | llnit |
|---------------------|-------|----------|---------------|-----------|------------|-----------|-------|
| llem | | Signal | Symbol | Condition | Min. | Max. | Unit |
| Address hold time | | A0 | tAH6 | | 0 | | ns |
| Address setup time | | | tAW6 | | 0 | | |
| System cycle time | | | tCYC6 | | 1000 | | |
| Data setup time | | D0 to D7 | tDS6 | | 80 | | |
| Data hold time | | | tDH6 | | 30 | | |
| Access time | | | tACC6 | CL=100pF | | 280 | |
| Output disable time | | | tOH6 | | 10 | 200 | |
| Enable HIGH pulse | Read | E | tewhr | | 240 | | |
| width | Write | | tewhw | | 120 | — | |
| Enable LOW pulse | Read | E | tewlr | | 120 | | |
| width | Write | | t EWLW | | 120 | — | |

*1

This is the case of accessing by \underline{E} when $\overline{CS1} = LOW$. This is the case of accessing by $\overline{CS1}$ when E = HIGH. *2

The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. When using the system cycle *3 time at high speed, they are specified for $(t_r+t_f) \le (t_{CYC6}-t_{EWLW}-t_{EWHW})$ or $(t_r+t_f) \le (t_{CYC6}-t_{EWLR}-t_{EWHR})$. *4 All timings are specified based on the 20 and 80% of VDD.

*5 tewLW and tewLR are specified for the overlap period when $\overline{CS1}$ is at LOW (CS2 = HIGH) level and E is at the HIGH level.

Serial interface





Table 32

| | | | [\ | /DD=4.5V to \$ | 5.5V, Ta=–4 | 0 to 85°C] |
|----------------------|--------|--------------|-----------|----------------|-------------|------------|
| ltom | Signal | Symbol | Condition | Specificati | on value | llnit |
| nem | Signal | Symbol | Condition | Min. | Max. | Unit |
| Serial clock cycle | SCL | tscyc | | 200 | | ns |
| SCL HIGH pulse width | | tSHW | | 75 | — | |
| SCL LOW pulse width | | tslw | | 75 | — | |
| Address setup time | A0 | tsas | | 50 | — | |
| Address hold time | | t SAH | | 100 | — | |
| Data setup time | SI | tsds | | 50 | — | |
| Data hold time | | tSDH | | 50 | — | |
| CS-SCL time | CS | tCSS | | 100 | | |
| | | tCSH | | 100 | | |

Table 33

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

| | | | L | | | 0.0000 |
|----------------------|--------|--------------|-----------|-------------|----------|--------|
| Itom | Signal | Symbol | Condition | Specificati | on value | Unit |
| nem | Signal | Symbol | Condition | Min. | Max. | Unit |
| Serial clock cycle | SCL | tSCYC | | 250 | | ns |
| SCL HIGH pulse width | | tshw | | 100 | — | |
| SCL LOW pulse width | | tslw | | 100 | | |
| Address setup time | A0 | tsas | | 150 | | |
| Address hold time | | t SAH | | 150 | | |
| Data setup time | SI | tsds | | 100 | — | |
| Data hold time | | tSDH | | 100 | — | |
| CS-SCL time | CS | tcss | | 150 | | |
| | | tCSH | | 150 | — | |

Table 34

| | Specification value | | |
|---|-------------------------|------------|--|
| ſ | VDD=1.8V to 2.7V, Ta=-4 | 0 to 85°C1 | |

| ltem | Cianal | Cymrhed | Condition | Specification value | | Unit |
|----------------------|--------|--------------|-----------|---------------------|------|------|
| item | Signai | Symbol | Condition | Min. | Max. | Unit |
| Serial clock cycle | SCL | tscyc | | 400 | | ns |
| SCL HIGH pulse width | | tshw | | 150 | — | |
| SCL LOW pulse width | | tslw | | 150 | — | |
| Address setup time | A0 | tsas | | 250 | — | |
| Address hold time | | t SAH | | 250 | — | |
| Data setup time | SI | tsds | | 150 | — | |
| Data hold time | | t SDH | | 150 | — | |
| CS-SCL time | CS | tcss | | 250 | — | |
| | | tcsH | | 250 | | |

The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. *1

*2 All timings are specified based on the 20 and 80% of VDD.

Display control output timing





Table 35

| [VDD=4.5V | ' to 5.5' | /, Ta=-40 |) to | 85°C |)] |
|-----------|-----------|-----------|------|------|----|
|-----------|-----------|-----------|------|------|----|

| Itom | Signal | Symbol | Condition | Spee | cification v | value | Unit |
|-----------------|--------|---------------|-----------|------|--------------|-------|------|
| nem | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| FR delay time | FR | tDFR | CL=50pF | | 10 | 40 | ns |
| SYNC delay time | SYNC | t DSNC | CL=50pF | | 10 | 40 | ns |

Table 36

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

| Itom | Signal | Symbol | Condition | Spee | Unit | | | |
|-----------------|--------|---------------|-----------|------|------|------|------|--|
| nem | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit | |
| FR delay time | FR | tDFR | CL=50pF | _ | 20 | 80 | ns | |
| SYNC delay time | SYNC | t DSNC | CL=50pF | _ | 20 | 80 | ns | |

Table 37

[VDD=1.8V to 2.7V, Ta=-40 to 85°C]

| Itom | Signal | Symbol | Condition | Spec | cification v | alue | Unit | |
|-----------------|--------|---------------|-----------|------|--------------|------|------|--|
| item | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit | |
| FR delay time | FR | tDFR | CL=50pF | _ | 50 | 200 | ns | |
| SYNC delay time | SYNC | t DSNC | CL=50pF | | 50 | 200 | ns | |

*1 Valid only when the master mode is selected.

*2 All timings are specified based on the 20 and 80% of VDD.

*3 Pay attention not to cause delays of the timing signals CL, FR and SYNC to the salve side by wiring resistance, etc., while master/slave operations are in progress. If these delays occur, indication failures such as flickering may occur.

Reset input timing





Table 38

[VDD=4.5V to 5.5V, Ta=-40 to 85°C]

| | | | | Specification value | | | |
|-----------------------|--------|--------|-----------|---------------------|------|------|------|
| Item | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Reset time | | tR | | — | | 0.5 | μs |
| Reset LOW pulse width | RES | trw | | 0.5 | | | |

Table 39

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

| | | | | Specification value | | | |
|-----------------------|--------|--------|-----------|---------------------|------|------|------|
| Item | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Reset time | | tR | | — | — | 1 | μs |
| Reset LOW pulse width | RES | trw | | 1 | — | — | |

Table 40

[VDD=1.8V to 2.7V, Ta=-40 to 85°C]

| | | | | Specification value | | | |
|-----------------------|--------|--------|-----------|---------------------|------|------|------|
| ltem | Signal | Symbol | Condition | Min. | Тур. | Max. | Unit |
| Reset time | | tR | | — | _ | 1.5 | μs |
| Reset LOW pulse width | RES | trw | | 1.5 | — | _ | |

*1 All timings are specified based on the 20 and 80% of VDD.

11. MICROPROCESSOR (MPU) INTERFACE: REFERENCE

The S1D15710 series can directly be connected to the 80 system MPU and 68 series MUP. It can also be operated with a fewer signal lines by using the serial interface.

The S1D15710 series is used for the multiple chip configuration to expand the display area. In this case, it can select the ICs that are accessed individually using the Chip Select signal.

After the initialization using the $\overline{\text{RES}}$ pin, the respective input pins of the S1D15710 series need to be controlled normally.

80 series MPU

68 series MPU





VDD Vcc Vdd A0 A0 C86 CS1 A1 to A15 5710 Decoder CS2 VMA MPU δ D0 to D7 D0 to D7 ω Е Е R/W R/W P/S RES RES 4 GND Vss RESET ∃ Vss 7777

Figure 33-2

Serial interface



12. CONNECTION BETWEEN LCD DRIVERS: REFERENCE

The S1D15710 series is used for the multiple chip configuration to easily expand the liquid crystal display area. Use the same device (S1D15710*****/S1D15710*****) for the master/slave.

S1D15710 (master) \leftrightarrow S1D15710 (slave)



Figure 34

13. LCD PANEL WIRING: REFERENCE

The S1D15710 series is used for the multiple chip configuration to easily expand the liquid crystal display area. Use the same device (S1D15710*****/S1D15710*****) for the multiple chip configuration.

1-chip configuration



Figure 35-1

2-chip configuration



Figure 35-2

14. TCP PIN LAYOUT



Note) This TCP pin layout does not specify the TCP dimensions.

15. TCP DIMENSIONS



16. TEMPERATURE SENSOR CIRCUIT

Both the S1D15710*10** and S1D15710*11** have built-in temperature sensor circuits with analog voltage output terminals having a temperature gradient of $11.4 \text{mV}/^{\circ}\text{C}$ (Typ.). By controlling the liquid crystal drive voltage at V5 by inputting an electric volume register value corresponding to the temperature sensor output value from the MPU enables liquid crystal to display appropriate light and shade over a wide range of temperatures.

Build a system to compensate for variations in the output voltage by feeding back the output voltage value sampled at a constant temperature to the MPU and store it as the standard voltage in order to achieve higher control of the liquid crystal drive voltage.

1. Terminal description

*Terminals related to the temperature sensor circuit are allocated to TEST 1 and 2, and are named VSEN1 for TEST1 and SVS1 for TEST2. Use the temperature sensor as indicated in the table below. When not in use, fix each terminal at HIGH.

| Pin name | I/O | Description | Number of pins |
|----------|-------|--|-------------------|
| SVS1 | Power | Power terminal of the temperature sensor. Apply compulsory operation voltage to VDD. | 1 |
| VSEN1 | 0 | Analog voltage output terminal of temperature sensor. Monitor the output voltage to VDD. | 1 |

2. Electrical characteristics

| ltere | Symbol | Condition | | ificatior | Linit | Applicable | |
|----------------------|--------|-------------------------|-------|-----------|-------|------------|-------|
| item | Symbol | Condition | Min. | Тур. | Max. | Unit | PIN |
| Operating voltage | SVS | (VDD standard) | -5.5 | -5.0 | -4.5 | V | SVS1 |
| | | (VDD standard) Ta=–40°C | -4.35 | -3.62 | -2.89 | | |
| Output voltage | VSEN | (VDD standard) Ta=25°C | -3.48 | -2.88 | -2.28 | V | VSEN1 |
| | | (VDD standard) Ta=85°C | -2.92 | -2.20 | -1.47 | | |
| Output voltage | Vgra | *1 | 9.4 | 11.4 | 13.4 | mV/°C | VSEN1 |
| temperature gradient | | | | | | | |
| Output voltage | ΔVL | *2 | -1.5 | _ | 1.5 | % | VSEN1 |
| linearity | | | | | | | |
| Output voltage | tsen | *3 | 100 | _ | _ | mS | VSEN1 |
| setup time | | | | | | | |
| Operating current | ISEN | Ta=25°C | - | 40 | 150 | μΑ | SVS1 |

*Notes:

- *1: Slope of approximate line of Typ. output voltage.
- *2: Maximum deviation of output voltage curve and approximate line. When the output voltage difference between -40° C and 85° C is Δ VSEN, the difference between the approximate line and the output voltage value is Δ DIFF and the maximum value is Δ DIFF(Max.), output voltage linearity Δ VL will be expressed using the following formula:



*3: Waiting time until monitoring is enabled with stable output voltage after applying power voltage SVS to terminal SVS1. The output voltage needs to be sampled after a longer than standard waiting time.

Output voltage characteristics



3. Output terminal load

Load capacity CL of VSEN output terminal VSEN1 should be under 100pF and load resistance RL higher than $1M\Omega$. Be careful not to build a current path between VSS in order to obtain an accurate output voltage value.



12. S1D15A06 Series

Contents

| 1. | DESCRIPTION | 12-1 |
|-----|--------------------------|-------|
| 2. | FEATURES | 12-1 |
| 3. | BLOCK DIAGRAM | 12-2 |
| 4. | PIN LAYOUT | 12-3 |
| 5. | PIN DESCRIPTION | 12-6 |
| 6. | FUNCTIONAL DESCRIPTION | 12-9 |
| 7. | COMMANDS | 12-25 |
| 8. | COMMAND SETTING | 12-33 |
| 9. | ABSOLUTE MAXIMUM RATING | 12-37 |
| 10. | DC CHARACTERISTICS | 12-38 |
| 11. | AC CHARACTERISTICS | 12-44 |
| 12. | MPU INTERFACE (EXAMPLES) | 12-49 |
1. DESCRIPTION

The S1D15A06 series is a single-chip liquid crystal display (=LCD) driver for dot-matrix LCDs that can be connected directly to a microprocessor (=MPU) bus. It accepts 8-bit parallel or serial display data from a MPU, stores it in an on-chip display data RAM (=DDRAM), and generates a LCD drive signal independent of the MPU clock.

The use of the on-chip DDRAM of 65×102 bits and a one-to-one correspondence between LCD panel pixel dots and on-chip DDRAM bits offer high flexibility in graphic display.

The S1D15A06 series does not need external operation clock for DDRAM read/write operations, and has a onchip LCD power supply circuit featuring very low current consumption with few external components, and moreover has a on-chip CR oscillator circuit.

And the S1D15A06 does not need smoothing capacitor on the LCD power supply.

Consequently, the S1D15A06 series can be realize a high-performance handy display system with a minimum current consumption and the fewest components.

2. FEATURES

- Direct display of RAM data through the display data RAM.
- RAM bit data : "1" Non-illuminated "0" Illuminated (during normal display) $65 \times 102 = 6630$ bits
- RAM capacity
- Display driver circuits S1D15A06***** : 55 common output and 102 segment outputs
- High-speed 8-bit MPU interface(The chip can be connected directly to the 8080 series MPUs and the 6800 series MPUs)
- High-speed Serial interface are supported.
- Abundant command functions

Display data Read/Write, display ON/OFF, Normal/ Reverse display mode, page address set,

display start line set, column address set, display all points ON/OFF, LCD bias set, electronic

volume, read/modify/write, segment driver direction select, power saver, common driver

direction select, Vo voltage regulation internal resistor ratio set.

• Low-power liquid crystal display power supply circuit equipped internally.

Booster circuit(with Boost ratios of Double/Triple/ Ouad, where the step-up voltage reference power supply can be input externally)

- High-accuracy voltage adjustment circuit (Thermal gradient -0.1%/°C)
- Vo voltage divider resistors equipped internally, V1 to V4 voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.
- Component that can be omitted (you may omit the smoothing capacitor on the voltage follower).
- CR oscillator circuit equipped internally(external clock can also be input)
- Extremely low power consumption

Operating power when the built-in power supply is used(an example)

- S1D15A06D00B* (79µA)
- Condition : $V_{DD}-V_{SS} = 1.8V$, $V_{DD2}-V_{SS} = 3.3V$, $V_{0}-V_{DD2}-V_{SS} = 3.3V$, $V_{0}-V_{DD2}-V_{DD2}-V_{DD2}$ Vss = 9.0V, triple boosting, all white is displayed, $Ta = 25^{\circ}C$

• Power supply

Operable on the low 1.8 voltage Logic power supply : VDD-Vss = 1.8V to 3.6V Boost reference voltage : VDD2-Vss = 1.8V to 5.0V Liquid crystal drive power supply : V_0 -Vss = 4.5V to 9.0V

- Wide range of operating temperatures : -40 to +85°C
- CMOS process
- Shipping forms include bare chip and TCP.
- There chip not designed for resistance to light or resistance to radiation.

Series Specifications

| Product Name | Duty | Bias | SEG Dr | COM Dr | VREG Temperature Gradient | Power supply specification | Shipping Forms |
|-----------------|------|---------|--------|--------|------------------------------|---|-------------------|
| S1D15A06D00B | 1/55 | 1/6,1/8 | 102 | 55 | −0.1%/°C | Built-in power supply is only used | Bare Chip |
| *S1D15A06D01B | 1/55 | 1/6,1/8 | 102 | 55 | −0.1%/°C | Vo or VOUT External supply voltage follower is used | Bare Chip |
| *S1D15A06D02B | 1/55 | 1/6,1/8 | 102 | 55 | −0.1%/°C | External power supply is only used | Bare Chip |
| *S1D15A06T00** | 1/55 | 1/6,1/8 | 102 | 55 | −0.1%/°C | | TCP |

: Being planned

3. BLOCK DIAGRAM



4. PIN LAYOUT



S1D15A06***** Pad Center Coordinates

Units: µm

| PAD No. | Pin Name | х | Y | | PAD No. | Pin Name | x | Y | PAD No. | Pin Name | x | Y |
|------------|---------------------------------|-------|-----|--|------------|-------------|------|-------|------------|-------------|-------|------|
| 1 | (NC) | 4570 | 921 | | 51 | V3 | -191 | 5 921 | 101 | (NC) | -4623 | -921 |
| 2 | TESTO | 4449 | - | | 52 | V4 | -203 | 5 | 102 | (NC) | -4545 | |
| 3 | TEST1 | 4300 | | | 53 | CAP2+ | -215 | 6 | 103 | COM2 | -4467 | |
| 4 | Vss | 4151 | | | 54 | CAP2+ | -227 | 7 | 104 | COM1 | -4389 | |
| 5 | TEST2 | 4030 | | | 55 | (NC) | -239 | 7 | 105 | COM0 | -4312 | |
| 6 | TEST3 | 3910 | | | 56 | (NC) | -251 | 8 | 106 | (NC) | -4234 | |
| 7 | RES | 3789 | | | 57 | (NC) | -263 | 9 | 107 | (NC) | -4156 | |
| 8 | CS | 3668 | | | 58 | (NC) | -276 | 0 | 108 | (NC) | -4079 | |
| 9 | Vss | 3547 | | | 59 | (NC) | -288 | 0 | 109 | (NC) | -4001 | |
| 10 | $\overline{WR}(R/\overline{W})$ | 3427 | | | 60 | CAP2- | -300 | 1 | 110 | SEG0 | -3923 | |
| 11 | RD(E) | 3306 | | | 61 | CAP2– | -312 | 2 | 111 | SEG1 | -3846 | |
| 12 | Vdd | 3185 | | | 62 | (NC) | -324 | 2 | 112 | SEG2 | -3768 | |
| 13 | CL | 3065 | | | 63 | (NC) | -336 | 3 | 113 | SEG3 | -3690 | |
| 14 | A0 | 2944 | | | 64 | (NC) | -348 | 4 | 114 | SEG4 | -3613 | |
| 15 | D7(SI) | 2823 | | | 65 | (NC) | -360 | 4 | 115 | SEG5 | -3535 | |
| 16 | D6(SCL) | 2703 | | | 66 | CAP1+ | -372 | 5 | 116 | SEG6 | -3457 | |
| 17 | D5 | 2582 | | | 67 | CAP1+ | -386 | 4 | 117 | SEG7 | -3380 | |
| 18 | D4 | 2461 | | | 68 | CAP1– | -396 | 7 | 118 | SEG8 | -3302 | |
| 19 | D3 | 2340 | | | 69 | CAP1– | -408 | 7 | 119 | SEG9 | -3224 | |
| 20 | D2 | 2220 | | | 70 | CAP3+ | -420 | 8 | 120 | SEG10 | -3146 | |
| 21 | D1 | 2099 | | | 71 | CAP3+ | -432 | 9 | 121 | SEG11 | -3069 | |
| 22 | D0 | 1978 | | | 72 | Vout | -444 | 9 | 122 | SEG12 | -2991 | |
| 23 | Vdd | 1858 | | | 73 | (NC) | -457 | 0 | 123 | SEG13 | -2913 | |
| 24 | Vdd | 1737 | | | 74 | (NC) | -480 | 8 926 | 124 | SEG14 | -2836 | |
| 25 | Vdd | 1616 | | | 75 | COMS | | 842 | 125 | SEG15 | -2758 | |
| 26 | VDD2 | 1496 | | | 76 | COM26 | | 771 | 126 | SEG16 | -2680 | |
| 27 | VDD2 | 1375 | | | 77 | COM25 | | 701 | 127 | SEG17 | -2603 | |
| 28 | VDD2 | 1254 | | | 78 | COM24 | | 631 | 128 | SEG18 | -2525 | |
| 29 | V D D | 1133 | | | 79 | COM23 | | 561 | 129 | SEG19 | -2447 | |
| 30 | P/S | 1013 | | | 80 | | | 491 | 130 | SEG20 | -2370 | |
| 31 | 686 | 892 | | | 81 | COM21 | | 421 | 131 | SEG21 | -2292 | |
| 32 | | 651 | | | 82 | | | 301 | 132 | SEG22 | -2214 | |
| 24 | TEOTA | 1001 | | | 03 | COM19 | | 201 | 133 | SEG23 | -2130 | |
| 34 | TESTS | 207 | | | 04 95 | | | 210 | 134 | SEG24 | -2059 | |
| 36 | Vee | 120 | | | 86 | COM16 | | 70 | 136 | SEG26 | _1003 | |
| 37 | Vee | 0 | | | 87 | COM15 | | 0 | 137 | SEG27 | -1826 | |
| 38 | Vss Vss | _121 | | | 88 | COM14 | | _70 | 138 | SEG28 | -1748 | |
| 30 | TEST7 | _298 | | | 89 | COM13 | | _140 | 130 | SEG20 | -1670 | |
| 40 | TEST8 | _475 | | | 90 | COM12 | | _210 | 140 | SEG30 | _1593 | |
| 40 | TESTO | -652 | | | 91 | COM11 | | -281 | 140 | SEG31 | -1515 | |
| 42 | TEST10 | -828 | | | 92 | COM10 | | -351 | 142 | SEG32 | -1437 | |
| 43 | Vout | -949 | | | 93 | COM9 | | -421 | 143 | SEG33 | -1360 | |
| 44 | Vout | -1070 | | | 94 | COM8 | | -491 | 144 | SEG34 | -1282 | |
| 45 | Vout | -1190 | | | 95 | COM7 | | -561 | 145 | SEG35 | -1204 | |
| 46 | Vss | -1311 | | | 96 | COM6 | | -631 | 146 | SEG36 | -1127 | |
| 47 | VR | -1432 | | | 97 | COM5 | | -701 | 147 | SEG37 | -1049 | |
| 48 | V ₀ | -1553 | | | 98 | COM4 | | -771 | 148 | SEG38 | -971 | |
| 49 | V1 | -1673 | | | 99 | COM3 | | -842 | 149 | SEG39 | -893 | |
| 50 | V2 | -1794 | | | 100 | (NC) | | -926 | 150 | SEG40 | -816 | ↓ |
| | | | ▼ | | | . , | | | | | | v |

| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | PAD No. | Pin Name | X | Y | PAD No. | Pin Name | Х | Y |
|--|------------|----------------|--------------|------|------------|----------------|------|------------|
| 152SEG42-660202SEG923224153SEG43-583203SEG933302154SEG44-505204SEG943380155SEG45-427205SEG953457156SEG46-350206SEG963535157SEG47-272207SEG973613158SEG49-117209SEG993768160SEG50-39210SEG1003846161SEG5139211SEG1013923162SEG52117212(NC)4001163SEG53194213(NC)4079164SEG54272214(NC)4156165SEG55350215(NC)4234166SEG56427216COM274312167SEG59660219(NC)4623171SEG61816221(NC)4808172SEG62893222COM30-842173SEG63971223COM31-771174SEG661204226COM33-661177SEG671282227COM35-491178SEG681360228COM36-221179SEG691437229COM37-351180SEG71153230COM38-221181SEG711593231 <td>151</td> <td>SEG41</td> <td>-738</td> <td>-921</td> <td>201</td> <td>SEG91</td> <td>3146</td> <td>-921</td> | 151 | SEG41 | -738 | -921 | 201 | SEG91 | 3146 | -921 |
| 153SEG43-583203SEG93 3302 154SEG44-505204SEG94 3380 155SEG45-427205SEG95 3457 156SEG47-272207SEG97 3613 158SEG48-194208SEG99 3768 160SEG50-39210SEG100 3846 161SEG5139211SEG101 3923 162SEG52117212(NC)4001163SEG53194213(NC)4079164SEG54272214(NC)4156165SEG56350215(NC)4234166SEG56427216COM274312167SEG57505217COM284389168SEG58583218COM294467169SEG59660219(NC)4545170SEG60738220(NC)4623171SEG63971223COM30-842173SEG63971223COM31-701175SEG651127225COM33-631176SEG661204226COM34-561177SEG671437229COM37-351180SEG711515230COM38-221181SEG711533231COM43-700182SEG751903 </td <td>152</td> <td>SEG42</td> <td>-660</td> <td></td> <td>202</td> <td>SEG92</td> <td>3224</td> <td></td> | 152 | SEG42 | -660 | | 202 | SEG92 | 3224 | |
| 154SEG44-505204SEG953380155SEG45-427205SEG953457156SEG46-350206SEG963535157SEG47-272207SEG973613158SEG48-194208SEG983690159SEG49-117209SEG993768160SEG50-39211SEG1003846161SEG5139211SEG1013923162SEG52117212(NC)4001163SEG53194213(NC)4079164SEG54272214(NC)4156165SEG55350215(NC)4234166SEG56427216COM274312167SEG57505217COM284389168SEG58583218COM294467169SEG63971223COM31-771174SEG61816221(NC)4623173SEG651127225COM33-631176SEG661204226COM34-561177SEG661204226COM34-421178SEG661204226COM36-421179SEG691437229COM37-351180SEG711515230COM38-281181SEG721670232< | 153 | SEG43 | -583 | | 203 | SEG93 | 3302 | |
| 136SEG46 -350 206SEG96 3535 157SEG47 -272 207SEG97 3613 158SEG48 -194 208SEG98 3690 159SEG49 -117 209SEG99 3768 160SEG50 -39 210SEG100 3846 161SEG51 394 211SEG101 3923 162SEG52 117 212(NC) 4001 163SEG53 194 213(NC) 4079 164SEG54 272 214(NC) 4156 165SEG55 350 215(NC) 4234 166SEG56 427 216COM27 4312 167SEG57 505 217COM28 4389 168SEG58 583 218COM29 4467 169SEG59660219(NC) 4545 170SEG60 738 220(NC) 4623 171SEG61 127 225COM30 -842 173SEG63 971 223COM31 -771 174SEG66 1204 226COM34 -561 177SEG67 155 230COM38 -221 178SEG701515230COM38 -281 181SEG711593231COM39 -210 182SEG751903235COM44140183SEG761981236COM44 | 154 155 | SEG44 SEG45 | -505 | | 204 | SEG94 | 3380 | |
| 157SEG47 -272 207SEG973613158SEG48 -194 208SEG993768160SEG50 -39 210SEG1003846161SEG5139211SEG1013923162SEG52117212(NC)4001163SEG54272214(NC)4156165SEG55350215(NC)4234166SEG56427216COM274312167SEG57505217COM284389168SEG59660219(NC)4545170SEG60738220(NC)4623171SEG61816221(NC)4808172SEG62893222COM30-842173SEG661204226COM31-771174SEG661204226COM34-561177SEG671282227COM35-491178SEG681360228COM36-421179SEG691437229COM37-351180SEG711593231COM39-210182SEG751903235COM40-140183SEG751903235COM4370186SEG761981238COM420187SEG751903235COM44210188SEG751903235 </td <td>155</td> <td>SEG45</td> <td>-427 -350</td> <td></td> <td>205</td> <td>SEG95</td> <td>3535</td> <td></td> | 155 | SEG45 | -427 -350 | | 205 | SEG95 | 3535 | |
| 158SEG48 -194 208SEG983690159SEG49 -117 209SEG993768160SEG50 -39 210SEG1003846161SEG5139211SEG1013923162SEG52117212(NC)4001163SEG54272214(NC)4156165SEG55350215(NC)4234166SEG56427216COM274312167SEG57505217COM284389168SEG59660219(NC)4545170SEG60738220(NC)4623171SEG61816221(NC)4808172SEG62893222COM30-842173SEG661204226COM31-771174SEG661204226COM34-561177SEG671282227COM35-491178SEG681360228COM36-421179SEG691437229COM37-351180SEG711593231COM39-210182SEG751903235COM40-140183SEG751903235COM4370186SEG761981238COM420187SEG761234239COM44140187SEG751903235 </td <td>157</td> <td>SEG47</td> <td>-272</td> <td></td> <td>207</td> <td>SEG97</td> <td>3613</td> <td></td> | 157 | SEG47 | -272 | | 207 | SEG97 | 3613 | |
| 159SEG49 -117 209SEG99 3768 160SEG50 -39 210SEG100 3846 161SEG51 39 211SEG101 3923 162SEG52 117 212(NC) 4001 163SEG54 272 214(NC) 4079 164SEG56 427 216COM27 4312 165SEG56 427 216COM27 4312 166SEG56 427 216COM29 4467 169SEG59660219(NC) 4545 170SEG60738220(NC) 4623 171SEG61816221(NC) 4808 172SEG62893222COM30 -842 173SEG63971223COM31 -7711 174SEG661204226COM34 -561 177SEG661204226COM34 -561 177SEG67155230COM38 -281 180SEG701515230COM38 -281 181SEG711593231COM40 -140 183SEG751903235COM4370186SEG761981236COM44140187SEG712059237COM45210188SEG751903235COM46281190SEG802292240COM48421 <t< td=""><td>158</td><td>SEG48</td><td>-194</td><td></td><td>208</td><td>SEG98</td><td>3690</td><td></td></t<> | 158 | SEG48 | -194 | | 208 | SEG98 | 3690 | |
| | 159 | SEG49 | -117 | | 209 | SEG99 | 3768 | |
| 162SEG521172112(NC)4001163SEG53194213(NC)4079164SEG54272214(NC)4156165SEG55350215(NC)4234166SEG56427216COM274312167SEG57505217COM284389168SEG58583218COM294467169SEG60738220(NC)4545170SEG61816221(NC)4808171SEG61816221(NC)4808172SEG62893222COM30-842173SEG63971223COM31-771174SEG641049224COM32-701175SEG651127225COM33-631176SEG681360228COM34-561177SEG671282227COM35-491178SEG681360228COM38-221180SEG701515230COM38-281181SEG711593231COM40-140183SEG751903235COM44140184SEG782136238COM44281189SEG792214239COM47351190SEG802292240COM48421191SEG822447242 <td< td=""><td>160</td><td>SEG50 SEG51</td><td>-39</td><td></td><td>210 211</td><td>SEG100</td><td>3040</td><td></td></td<> | 160 | SEG50 SEG51 | -39 | | 210 211 | SEG100 | 3040 | |
| 163SEG53194213 (NC) 4079164SEG54272214 (NC) 4156165SEG55350215 (NC) 4234166SEG56427216COM274312167SEG57505217COM284389168SEG58583218COM294467169SEG59660219 (NC) 4545170SEG60738220 (NC) 4623171SEG61816221 (NC) 4808172SEG62893222COM30-842173SEG63971223COM31-771174SEG641049224COM32-701175SEG651127225COM33-631176SEG661204226COM34-561177SEG671282227COM35-491178SEG691437229COM37-351180SEG701515230COM38-2210181SEG711593231COM40-140183SEG751903235COM4370186SEG761981236COM44140187SEG792214239COM45210188SEG792214239COM46281190SEG812370241COM49491192SEG822447 <td< td=""><td>162</td><td>SEG52</td><td>117</td><td></td><td>212</td><td>(NC)</td><td>4001</td><td></td></td<> | 162 | SEG52 | 117 | | 212 | (NC) | 4001 | |
| 164SEG54272214 (NC) 4156165SEG55350215 (NC) 4234166SEG56427216 $COM27$ 4312167SEG57505217 $COM28$ 4389168SEG58583218 $COM29$ 4467169SEG59660219 (NC) 4545170SEG60738220 (NC) 4623171SEG61816221 (NC) 4808172SEG62893222 $COM30$ -842173SEG63971223 $COM31$ -771174SEG641049224 $COM32$ -701175SEG651127225 $COM33$ -631176SEG661204226 $COM34$ -561177SEG671282227 $COM35$ -491178SEG681360228 $COM36$ -421179SEG691437229 $COM38$ -281181SEG711593231 $COM39$ -210182SEG721670232 $COM40$ -140183SEG751903235 $COM43$ 70186SEG761981236 $COM44$ 140187SEG792214239 $COM47$ 351190SEG812370241 $COM49$ 491192SEG822447242 $COM50$ 561193 | 163 | SEG53 | 194 | | 213 | (NC) | 4079 | |
| 165SEG55350215(NC) 4234 166SEG56427216COM274312167SEG57505217COM284389168SEG59660219(NC)4545170SEG60738220(NC)4623171SEG61816221(NC)4808-926172SEG62893222COM30-842173SEG63971223COM31-771174SEG641049224COM32-701175SEG651127225COM33-631176SEG661204226COM34-561177SEG671282227COM35-491178SEG681360228COM38-281180SEG701515230COM38-281181SEG711593231COM39-210182SEG731748233COM40-140183SEG761981236COM44140187SEG772059237COM45210188SEG782136238COM46281190SEG802292240COM48421191SEG812370241COM49491192SEG822447242COM50561193SEG83255243COM51631 | 164 | SEG54 | 272 | | 214 | (NC) | 4156 | |
| 167SEG57505217COM284389168SEG58583218COM294467169SEG59660219(NC)4545170SEG60738220(NC)4623171SEG61816221(NC)4808-926172SEG62893222COM30-842173SEG63971223COM31-771174SEG641049224COM32-701175SEG651127225COM33-631176SEG661204226COM34-561177SEG671282227COM35-491178SEG681360228COM36-421179SEG691437229COM37-351180SEG701515230COM38-281181SEG711593231COM49-140182SEG731748233COM41-70184SEG761981236COM4370186SEG761981236COM44140187SEG772059237COM45210188SEG782136238COM46281189SEG792214239COM47351190SEG802292240COM48421191SEG812370241COM50561193SEG83255 | 165 | SEG55 | 350 427 | | 215 | COM27 | 4234 | |
| 168SEG58583218COM29 4467 169SEG59660219(NC) 4545 170SEG60738220(NC) 4623 171SEG61816221(NC) 4808 -926 172SEG62893222COM30 -842 173SEG63971223COM31 -771 174SEG641049224COM32 -701 175SEG651127225COM33 -631 176SEG661204226COM34 -561 177SEG671282227COM35 -491 178SEG681360228COM36 -421 179SEG691437229COM37 -351 180SEG701515230COM38 -281 181SEG711593231COM39 -210 182SEG721670232COM40 -140 183SEG751903235COM4370184SEG761981236COM44140187SEG772059237COM45210188SEG782136238COM46281189SEG792214239COM47351190SEG802292240COM48421191SEG812370241COM50561193SEG832525243COM51631< | 167 | SEG57 | 505 | | 217 | COM28 | 4389 | |
| 169SEG59 660 219 (NC) 4545 170 SEG60 738 220 (NC) 4623 171 SEG61 816 221 (NC) 4808 -926 172 SEG62 893 222 $COM30$ -842 173 SEG63 971 223 $COM31$ -771 174 SEG64 1049 224 $COM32$ -701 175 SEG65 1127 225 $COM33$ -631 176 SEG66 1204 226 $COM34$ -561 177 SEG67 1282 227 $COM35$ -491 178 SEG68 1360 228 $COM36$ -421 179 SEG69 1437 229 $COM37$ -351 180 SEG70 1515 230 $COM38$ -281 181 SEG71 1593 231 $COM39$ -210 182 SEG72 1670 232 $COM40$ -140 183 SEG75 1903 235 $COM44$ 140 187 SEG76 1981 236 $COM44$ 140 188 SEG78 2136 238 $COM46$ 281 189 SEG79 2214 239 $COM47$ 351 190 SEG80 2292 240 $COM48$ 421 191 SEG81 2370 241 $COM50$ 561 193 SEG83 2525 243 $COM51$ 631 | 168 | SEG58 | 583 | | 218 | COM29 | 4467 | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 169 | SEG59 | 660 | | 219 | (NC) | 4545 | |
| 171SEG01010221 (NC) 4000-920172SEG62893222COM30-842173SEG63971223COM31-771174SEG641049224COM32-701175SEG651127225COM33-631176SEG661204226COM34-561177SEG671282227COM35-491178SEG681360228COM36-421179SEG691437229COM37-351180SEG701515230COM38-281181SEG711593231COM39-210182SEG721670232COM40-140183SEG751903235COM420186SEG761981236COM44140187SEG792214239COM47351190SEG802292240COM48421191SEG812370241COM49491192SEG822447242COM50561193SEG832525243COM51631 | 170 171 | SEG60 | 738 | | 220 | (NC) | 4623 | _026 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 172 | SEG61 | 893 | | 222 | COM30 | 4000 | -842 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 173 | SEG63 | 971 | | 223 | COM31 | | -771 |
| 175SEG65 1127 225 COM33 -631 176 SEG66 1204 226 COM34 -561 177 SEG67 1282 227 COM35 -491 178 SEG68 1360 228 COM36 -421 179 SEG69 1437 229 COM37 -351 180 SEG70 1515 230 COM39 -281 181 SEG71 1593 231 COM39 -210 182 SEG72 1670 232 COM40 -140 183 SEG73 1748 233 COM41 -70 184 SEG74 1826 234 COM420 185 SEG76 1981 236 COM43 70 186 SEG76 1981 236 COM45 210 188 SEG78 2136 238 COM46 281 189 SEG79 2214 239 COM47 351 190 SEG80 2292 240 COM48 421 191 SEG81 2370 241 COM49 491 192 SEG82 2447 242 COM50 561 193 SEG83 2525 243 COM51 631 | 174 | SEG64 | 1049 | | 224 | COM32 | | -701 |
| 176SEG00 1204 226 $COM34$ -361 177 SEG67 1282 227 $COM35$ -491 178 SEG68 1360 228 $COM36$ -421 179 SEG69 1437 229 $COM37$ -351 180 SEG70 1515 230 $COM38$ -281 181 SEG71 1593 231 $COM39$ -210 182 SEG72 1670 232 $COM40$ -140 183 SEG73 1748 233 $COM41$ -70 184 SEG74 1826 234 $COM42$ 0 185 SEG75 1903 235 $COM43$ 70 186 SEG76 1981 236 $COM44$ 140 187 SEG78 2136 238 $COM45$ 210 188 SEG78 2136 238 $COM46$ 281 190 SEG80 2292 240 $COM48$ 421 191 SEG81 2370 241 $COM49$ 491 192 SEG82 2447 242 $COM50$ 561 193 SEG83 2525 243 $COM51$ 631 | 175 | SEG65 | 1127 | | 225 | COM33 | | -631 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 170 | SEG60 | 1204 | | 220 | COM34 COM35 | | -301 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 178 | SEG68 | 1360 | | 228 | COM36 | | -421 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 179 | SEG69 | 1437 | | 229 | COM37 | | -351 |
| 181 $SEG71$ 1593 231 $COM39$ -210 182 $SEG72$ 1670 232 $COM40$ -140 183 $SEG73$ 1748 233 $COM41$ -70 184 $SEG74$ 1826 234 $COM42$ 0 185 $SEG75$ 1903 235 $COM43$ 70 186 $SEG76$ 1981 236 $COM44$ 140 187 $SEG77$ 2059 237 $COM45$ 210 188 $SEG78$ 2136 238 $COM46$ 281 189 $SEG79$ 2214 239 $COM47$ 351 190 $SEG80$ 2292 240 $COM48$ 421 191 $SEG81$ 2370 241 $COM49$ 491 192 $SEG82$ 2447 242 $COM50$ 561 193 $SEG83$ 2525 243 $COM51$ 631 | 180 | SEG70 | 1515 | | 230 | COM38 | | -281 |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 181 | SEG71 SEG72 | 1593 | | 231 | | | -210 |
| 184SEG741826234COM420185SEG751903235COM4370186SEG761981236COM44140187SEG772059237COM45210188SEG782136238COM46281189SEG792214239COM47351190SEG802292240COM48421191SEG812370241COM49491192SEG822447242COM50561193SEG832525243COM51631 | 183 | SEG73 | 1748 | | 233 | COM41 | | -70 |
| 185SEG751903235COM4370186SEG761981236COM44140187SEG772059237COM45210188SEG782136238COM46281189SEG792214239COM47351190SEG802292240COM48421191SEG812370241COM49491192SEG822447242COM50561193SEG832525243COM51631 | 184 | SEG74 | 1826 | | 234 | COM42 | | 0 |
| 186 SEG76 1981 236 COM44 140 187 SEG77 2059 237 COM45 210 188 SEG78 2136 238 COM46 281 189 SEG79 2214 239 COM47 351 190 SEG80 2292 240 COM48 421 191 SEG81 2370 241 COM49 491 192 SEG82 2447 242 COM50 561 193 SEG83 2525 243 COM51 631 | 185 | SEG75 | 1903 | | 235 | COM43 | | 70 |
| 187 SEC77 2033 2037 COM45 216 188 SEG78 2136 238 COM45 281 189 SEG79 2214 239 COM47 351 190 SEG80 2292 240 COM48 421 191 SEG81 2370 241 COM49 491 192 SEG82 2447 242 COM50 561 193 SEG83 2525 243 COM51 631 | 186 187 | SEG76 SEG77 | 2050 | | 230 | | | 140 210 |
| 189SEG792214239COM47351190SEG802292240COM48421191SEG812370241COM49491192SEG822447242COM50561193SEG832525243COM51631 | 188 | SEG78 | 2136 | | 238 | COM45 COM46 | | 281 |
| 190 SEG80 2292 240 COM48 421 191 SEG81 2370 241 COM49 491 192 SEG82 2447 242 COM50 561 193 SEG83 2525 243 COM51 631 | 189 | SEG79 | 2214 | | 239 | COM47 | | 351 |
| 191 SEG81 2370 241 COM49 491 192 SEG82 2447 242 COM50 561 193 SEG83 2525 243 COM51 631 | 190 | SEG80 | 2292 | | 240 | COM48 | | 421 |
| 192 SEG82 2447 242 COM30 361 193 SEG83 2525 243 COM51 631 | 191 | SEG81 | 2370 | | 241 | COM49 | | 491 |
| | 192 | SEG82 | 2525 | | 242 | COM50 COM51 | | 631 |
| 194 SEG84 2603 244 COM52 701 | 194 | SEG84 | 2603 | | 244 | COM52 | | 701 |
| 195 SEG85 2680 245 COM53 771 | 195 | SEG85 | 2680 | | 245 | COM53 | | 771 |
| 196 SEG86 2758 246 COMS 842 | 196 | SEG86 | 2758 | | 246 | | | 842 |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | 197 | SEG8/ | 2030 | | 247 | | ♥ | 926 |
| 199 SEG89 2991 | 199 | SEG89 | 2991 | | | | | |
| 200 SEG90 3069 . | 200 | SEG90 | 3069 | ↓ | | | | |

Units: µm

5. PIN DESCRIPTION

Power supply pins

| Name | I/O | Description | Number of pins |
|----------------------|--------|---|-------------------|
| Vdd | Supply | Power supply. Connect to MPU power pin Vcc. | 5 |
| Vdd2 | Supply | Externally-input reference power supply for booster circuit. | 3 |
| Vss | Supply | This is a 0V terminal connected to the system GND. | 7 |
| V0, V1, V2 V3, V4 | Supply | Multi-level power supply for LCD drive. The voltages are determined by LCD cell. The voltages should maintain the following relationship : $V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_{SS}$. When on-chip power supply circuit turns on, V0 voltage are generated, and the following voltages are generated to V1 to V4. Either voltage can be selected by LCD bias set command. | 5 |
| | | S1D15A06**** | |
| | | $ \begin{array}{ c c c c c c c c } V_1 & 5/6 \bullet V0, 7/8 \bullet V0 \\ V_2 & 4/6 \bullet V0, 6/8 \bullet V0 \\ V_3 & 2/6 \bullet V0, 2/8 \bullet V0 \\ V_4 & 1/6 \bullet V0, 1/8 \bullet V0 \\ \end{array} $ | |

LCD power supply circuit pins

| Name | I/O | Description | Number of pins |
|-------|-----|--|-------------------|
| CAP1+ | 0 | Boosting capacitor positive connection pin. Capacitor is connected across CAP1- pins. | 2 |
| CAP1- | 0 | Boosting capacitor negative connection pin. Capacitor is connected across CAP1+ pins. | 2 |
| CAP2+ | 0 | Boosting capacitor positive connection pin. Capacitor is connected across CAP2- pins. | 2 |
| CAP2- | 0 | Boosting capacitor negative connection pin. Capacitor is connected across CAP2+ pins. | 2 |
| CAP3+ | 0 | Boosting capacitor positive connection pin. Capacitor is connected across CAP1- pins. | 2 |
| Vout | 0 | Booster output. Capacitor is connected across Vss or VDD2. | 4 |
| VR | Ι | Voltage adjustment pin. Provides Vo voltage using external resistors. When internal resistors are used, this pin cannot be used. Operable only when the built-in resistor for Vo adjustment is not used. [Vo resistance ratio is (D2, D1, D0) = (1.1.1)] This pin is disabled when the built-in resistor for Vo adjustment is used. This pin must be open in this case. | 1 |

System bus connection pins

| Pin name | I/O | Description | Number of pins |
|---------------------------|-----|---|-------------------|
| D7 to D0 (SL) (SCL) | I/O | 8-bit bi-directional data bus to be connected to the standard 8-bit or 16-bit MPU data bus. When the serial interface is selected (P/S=LOW); D7 : Serial data input (SI) D6 : Serial clock input (SCL) At this time, D0 through D5 will go under the Hz mode. When the chip selects are in non-active state, D0 through D7 will go under the Hz mode. | 8 |
| A0 | I | Control/data flag input. A0=HIGH : The data on D7 to D0 is display data. A0=LOW : The data on D7 to D0 is control data. | 1 |
| CS | I | Chip select input. Data input is enable when \overline{CS} is low. | 1 |
| RES | I | When RES is caused to go low, initialization is executed. A reset operation is performed at the signal level. | 1 |
| RD (E) | Ι | When connected to an 8080-series MPU ; This is active-LOW. This pin is connected to the RD signal of the 8080-series MPU. While this signal is low, S1D15A06 series data bus in an output status. When connected to an 6800-series MPU ; This is active-HIGH. This is used as an enable clock input pin of the 6800-series MPU. | 1 |
| WR (R/W) | Ι | When connected to an 8080-series MPU ; This is active-LOW. This pin is connected to the WR signal of the 8080-series MPU. The signals on the data bus are latched at the rising edge of the WR signal. When connected to an 6800-series MPU ; This is the read/write control signal input . R/W=HIGH : Read. R/W=LOW : Write. | 1 |
| C86 | I | MPU interface selection pin. C86=HIGH : 6800-series MPU interface C86=LOW : 8080-series MPU interface | 1 |
| P/S | Ι | Serial data input/parallel data input P/S=HIGH : Parallel data input P/S=LOW : Serial data input The following applies depending on the P/S status : P/S Data/Command Data Read/Write Serial Clock HIGH A0 D7 to D0 RD, WR – LOW A0 SI (D7) Write only SCL (D6) In serial mode, no data can be read from DDRAM. When P/S=LOW,D5 to D0 are HZ. D5 to D0 may be HIGH, LOW or Open, and moreover A0, RD, WR, C86 may be HIGH or LOW. | 1 |

LCD driver pins

| Name | I/O | | D | escriptio | on | | | | Number of pins | |
|-------------------|-----|--|--|--------------------------------------|--|---------------------------|--|-----|-------------------|--|
| CL | I | This pin is u circuit for the CL = HIGH: CL = LOW: Select CL = When using | n is used for enabling or disabling the built-in oscillation for the display clock. IGH: Built-in oscillation circuit is enabled. OW: Built-in oscillation circuit (external input) is disabled. CL = LOW to turn the external clock off. using the built-in oscillation circuit, select CL = HIGH (VDD). | | | | | | | |
| SEG0 to SEG101 | 0 | These pins One of V ₀ , V a given com | output 2, V3 a binatio | the signa nd Vss le n of displ | I for the seg vels is sele ay RAM da | gment cted c ta and | drive of LCD. depending on d internal FR signa | al. | 102 | |
| | | | Inte | ernal FR | 0 | Dutput | t voltage | | | |
| | | RAM dat | a | signal | Normal dis | splay | Reversing displa | ay | | |
| | | HIGH | | HIGH | Vo | | V2 | - | | |
| | | HIGH | | LOW | Vss | | V3 | | | |
| | | LOW | | HIGH | V2 | | Vo | | | |
| | | LOW | | LOW | V3 | | Vss | | | |
| | | Power sa | Power save – Vss | | | | | | | |
| COM0 to COM53 | 0 | These pins Following nu | These pins output the signal for the common drive of LCD. Following number of pins are assigned to S1D15A06*****. | | | | | | | |
| | | Mode | | C | OM | Nur | mber of COM pins | 3 | | |
| | | S1D15A06 | ***** | COM0 [,] | ~COM53 | | 54 | | | |
| | | One of V₀, ∖ a given com | 1, V₄ a binatio | nd Vss le n of scan | vels is sele data and F | cted c R sig | lepending on nal. | | | |
| | | S | can da | ita | FR | 0 | Dutput voltage | | | |
| | | | HIGH | | HIGH | | Vss | | | |
| | | | HIGH | | LOW | | Vo | | | |
| | | | LOW | | HIGH | | V1 | | | |
| | | LOW | | | LOW | | V4 | | | |
| | | Po | wer sa | ave | _ | | Vss | | | |
| | | | | | | | | | | |
| COMS | 0 | They are CO Both pins ou They must b | OM pin tput th e mad | s exclusiv e same s e open w | /ely used fo signal. /hen not use | or the i ed. | indicator. | | 2 | |

Test pins

| Name | I/O | Description | Number of pins | | | |
|---------------------------------------|-----|--|-------------------|--|--|--|
| TEST0 to 10 | I/O | These are terminals for IC chip testing. They are set to OPEN. | 11 | | | |
| Total : 220 pins for the S1D15A06**** | | | | | | |

Note and caution

• If control signal from MPU is Hz, an over-current may flow through the IC. A protection is required to prevent the Hz signal at the input pins.

6. FUNCTIONAL DESCRIPTION

Microprocessor Interface

Interface type selection

The S1D15A06 series can transfer data via 8-bit bidirectional data buses (D7 to D0) or via serial data input (SI). Through selecting the P/S pin polarity to the HIGH

Table 1

| P/S CS A0 RD WR C86 D7 D6 D5 to D0 | | | | | | | | | | |
|--|------------------------|----|-----------------|-----------------|-----|----|-----|----------|--|--|
| HIGH:Parallel Input | $\overline{\text{CS}}$ | A0 | \overline{RD} | \overline{WR} | C86 | D7 | D6 | D5 to D0 | | |
| LOW:Serial Input | CS | A0 | - | - | - | SI | SCL | _ | | |

- : Must always be HIGH or LOW

Parallel interface

When the parallel interface has been selected (P/S =HIGH), then it is possible to connect directly to either

an 8080-series MPU or a 6800-series MPU (as shown in Table 2) by selecting C86 pin to either HIGH or LOW.

or LOW, it is possible to select either 8-bit parallel data

input or serial data input as shown in Table 1.

Table 2

| C86 | CS | A0 | RD | WR | D7 to D0 |
|--------------------------|----|----|----|-----------------|----------|
| HIGH:6800-series MPU bus | CS | A0 | Е | R/W | D7 to D0 |
| LOW:8080-series MPU bus | CS | A0 | RD | \overline{WR} | D7 to D0 |

Moreover, the S1D15A06 series identifies the data bus signal according to A0, $\overline{\text{RD}}(\text{E})$, $\overline{\text{WR}}(\text{R}/\overline{\text{W}})$ signals, as

shown in Table 3.

Table 3

| Common | 6800-series | 8080-series | | |
|--------|-------------|-------------|----|-------------------------------|
| A0 | R/W | RD | WR | Function |
| 1 | 1 | 0 | 1 | Reads the display data |
| 1 | 0 | 1 | 0 | Writes the display data |
| 0 | 1 | 1 | 0 | Writes control data (command) |

Serial interface

When the serial interface has been selected (P/S=LOW) then when the chip is in active state($\overline{CS}=LOW$) the serial data input (SI) and the serial clock input (SCL) can be received.

The serial data is read from the serial data input pin in the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge of the eighth serial clock for the processing. The A0 input is used to determine whether the serial data input is display data or command data; when A0=HIGH, the data is display data, and when A0=LOW then the data is command data.

The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active.

Figure 1 is a serial interface signal chart.



Figure 1

- * When the chip is inactive, the shift register and the counter is reset to the initial state.
- * Data read is not available as long as the serial interface is selected.
- * Reasonable care must be exercised so that SCL signal may not be exposed undesirable effects resulting from, for instance, terminal reflection of wiring or external noises. Before using the signal, it is recommended to test the signal in actual system.

Chip select input

The MPU interface (either papallel or serial) is enabled only when \overline{CS} =LOW.

When the chip select is inactive, D7 to D0 enter a high impedance state, and A0, $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs are disabled. When the serial interface is selected, the shift register and the counter are reset.

Access to DDRAM and internal registers

In accessing the DDRAM and the internal registers of the S1D15A06 series, the MPU is required to satisfy the only cycle time (tcvc), and is not needed to consider the wait time. Accordingly, it is possible to transfer data at higher speed.

In order to realize the higher speed accessing, the

S1D15A06 series can perform a type of pipeline processing between LSIs using bus holder of internal data bus when data is sent from/to the MPU. For example, when the MPU writes data to the DDRAM, once the data is stored in the bus holder, then it is written to the DDRAM before the next data write cycle. And when the MPU reads the contents of the DDRAM, the first data read cycle (dummy read cycle) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle. Thus, there is a certain restriction in the DDRAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).



DDRAM

DDRAM and page/column address circuit

The DDRAM stores pixel data for LCD. It is a 65-row (8 page by 8 bit + 1) by 102-column addressable array. As is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD common direction. Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O



buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).





Page address circuit

Each pixel can be selected when page address and column address are specified(refer to Figure 5). The MPU issues Page address set command to change the page and access to another page. Page address 8 (D3,D2,D1,D0 = 1,0,0,0) is DDRAM area dedicate to the indicator, and display data D0 is only valid. The DDRAM column address is specified by Column

address set command. The specified column address is

automatically incremented by +1 when a Display data read/write command is entered. After the last column address (65H) ,column address returns to 00H and page address incremented by +1 (refer to Figure 4). After the very last address (column = 65H,page = 7H),both column address and page address return to 00H (column address = 00H, page address = 0H).



Figure 4

Column address circuit

Designate the column side address of the indication data RAM as shown in Fig. 5, using the column address setting command. Since the designated column address increments (+1) each time an indication data•read/write command is input, the MPU can make access to the indication data in succession.

Also, as shown in Fig. 4, after an access has been made to the final column address (65H), the column address will return to (00H) and the page address will be automatically incremented (by +1). Thanks to this feature, it is possible to write continuous data being divided between adjoining pages. Furthermore, after accesses have been made to the final addresses of both of the page and column (column = 65H and page = 7H), both of the column address and the page address returns to (00H).

(The page will not increment to "8H". Therefore, be careful when executing "read•modify•write" processes.) Also, as shown in Table 4, the correlation between the column address of the indication data RAM and the segment output can be reversed by use of the ADC command (segment driver direction select command). Thanks to this feature, IC layout limitations when constituting an LCD module can be lessened.

Table 4

| Column Address | 00H | 01H | 02H | 63H | 64H | 65H |
|-------------------|--------|--------|-------|----------|--------|--------|
| Normal Direction | SEG0 | SEG1 | SEG2 | SEG99 | SEG100 | SEG101 |
| Reverse Direction | SEG101 | SEG100 | SEG99 | SEG2 | SEG1 | SEG0 |

Line address circuit

The line address circuit specifies the line address (as shown Figure 5) relating to the COM output when the contents of the DDRAM are displayed. The display start line address, what is normally the top line of the display, can be specified by Display start line address set command. And Common driver direction select command can be used to reverse the relationship between the DDRAM line address and common output. For example, as is shown in Table 5, the display start line address corresponds to the COM0 output when the common driver direction is normal, or the COM53 output when common driver direction is reversed.And the display area is followed by the higher number line addresses in ascending order from the display start line address, corresponding to the duty cycle. This allows flexible IC layout during LCD module assembly. If the display start line address is changed dynamically using the Display start line address set command,then screen scrolling and page swapping can be performed.

Table 5 (at display start line address=1CH)

| Line Address | 1CH | 1DH | 3FH | 00H | 11H | 12H |
|-------------------|-------|-------|-------|-------|----------|-------|
| Normal Direction | COM0 | COM1 | COM35 | COM36 | COM52 | COM53 |
| Reverse Direction | COM53 | COM52 | COM18 | COM17 | COM1 | COM0 |

Display data latch circuit

The display data latch circuit is a latch temporarily stored the display data that is output to the LCD driver circuit from the DDRAM.

Display ON/OFF command, Display normal/reverse

command, and Displayd all points ON/OFF command control only the data within the latch, and do not change the data within the DDRAM.

Display data RAM

The display data RAM stores pixel data for the LCD. It is a 102-column \times 65-row addressable array as shown in Figure 5.



Figure 5

Oscillation circuit

The S1D15A06 series generates display clocks using its built-in CR oscillation circuit. The built-in oscillation circuit is enabled when CL = HIGH is selected and the power save mode is turned off.

You can stop operation of the CR oscillation circuit by selecting CL = LOW. Display clock can be externally entered via CL pin (when external clock is turned off, CL pin must be placed in LOW).

Table 6

| CL | Operation | | | | | | | |
|-------------|--|--|--|--|--|--|--|--|
| HIGH | Built-in CR oscillation circuit is enabled. | | | | | | | |
| LOW | Built-in CR oscillation circuit is turned off [display clock is turned off]. | | | | | | | |
| Clock input | External clock input mode | | | | | | | |

Table 7 shows relationship between frequency of external clock (fcL), frequency of built-in clock circuit (fosc) and fFR. Since CL pin is used for resetting the built-in CR clock circuit, it must satisfy the fcL requirements given in the "DC Characteristics".

Table 7

| | Item | ffr computation formula |
|--------------|---|-------------------------|
| S1D15A06**** | When built-in oscillation circuit is used | fFR=fosc / (55×8) [Hz] |
| | When external clock input is used | ffr=fcl/ (55×16) [Hz] |

Display timing generator circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit, and generates COM scan signal and the LCD AC signal (dual-frame AC driver waveform).

LCD driver circuits

These are multiplexers outputting the LCD panel driving 4-level signal which level is determined by a combination of display data, COM scan signal, and LCD AC signal (FR). Figure 6 shows an example of SEG and COM output waveforms.



Figure 6

Power supply circuit

The power supply circuit generates the voltage to drive the LCD panel at low power consumption.

The power supply circuit consists of a booster circuit, voltage regulator circuit, and voltage follower circuit, and is controlled by Power control set command. Using this command, the booster circuit, the voltage regulator circuit, and the voltage follower circuit can be independently turned ON or OFF. Consequently, the external power supply and part of internal power supply circuit functions can be used simultaneously. Table 8 shows reference combinations.

Table 8 lists the functions controllable from 3 bits data of the power control set command. And, Table 9 shows sample combinations of the bits.

Select the models depending on the state of use.

Table 8

| Itom | State | | | |
|--|-------|-----|--|--|
| item | "1" | "0" | | |
| D2 Booster circuit control bit | ON | OFF | | |
| D1 Voltage adjusting circuit (V adjusting circuit) control bit | ON | OFF | | |
| D0 Voltage follower circuit (V/F circuit) control bit | ON | OFF | | |

Table 9

| Usage | Model | D2 | D1 | D0 | Booster circuit. | V adjusting circuit. | V/F circuit. | External voltage entered. | Pins on booster circuit |
|--|-------|----|----|----|---------------------|----------------------|-----------------|---------------------------------|-------------------------------|
| Built-in power supply alone is used | *1 | 1 | 1 | 1 | ON | ON | ON | Vdd2 | Used |
| V adjusting and | *2 | 0 | 1 | 1 | OFF | ON | ON | Vоит *4 | OPEN |
| V/F circuits alone are used V/F circuit alone is used | *2 | 0 | 0 | 1 | OFF | OFF | ON | Vo *4 | OPEN |
| External power supply alone is used | *3 | 0 | 0 | 0 | OFF | OFF | OFF | Vo to V4 *4 | OPEN |

* Pins on the booster circuits denote CAP1+, CAP1-, CAP2+, CAP2- and CAP3+ pins.

* Although other combinations than the above are available, they are not pragmatic and thus not recommendable.

1: S1D15A06D00B *2: S1D15A06D01B* *3: S1D15A06D02B*

*4: VDD2 is recommended to short-circuit to VDD

Booster circuit

Using the booster circuit, it is possible to produce Quad/ Triple/Double boosting of the VDD2–Vss voltage level. Quad boosting : If capacitor are inserted between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between Vout and VDD2, the potential between VDD2 and Vss is boosted to quadruple toward the positive side and it is output at Vout pin.

Triple boosting : If capacitor are inserted between CAP1+ and CAP1-, between CAP2+ and CAP2-,

between Vout and VDD2, and jumper between CAP3+ and Vout, the triple boosted voltage appears at Vout pin.

Double boosting : If capacitor are inserted between CAP1+ and CAP1-, between Vout and VDD2, open CAP2-, and jumper between CAP2+, CAP3+ and Vout, the double boosted voltage appears at Vout pin.

The boosted voltage relationships are shown in Figure 7.



*VDD2 voltage must be set so that VOUT voltage does not exceed the absolute maximun rated value.

*The Capacitance depend on the load of the LCD panel to be driven. Set a value that LCD driver voltage may be stable (reference value = 1.0 to 4.7μ F).

Voltage regulator circuit

The boosting voltage occurring at the Vout pin is sent to the voltage regulator, and the V₀ voltage (LCD driver voltage) is output.

Because the S1D15A06 series has the high-accuracy constant voltage source, the 32-level electronic volume function and the internal resistor for the V₀ voltage regulator (= V₀-resistor), it is possible to construct a high-accuracy voltage regulator circuit without external component. And V₀ voltage can be adjusted by commands only to adjust the LCD contrast.

The V_0 voltage can be calculated using the following equation within the range of $V_0 < V_{\rm OUT}.$

 $V_0 = (1+Rb/Ra) \bullet V_{EV}$

= $(1+Rb/Ra) \cdot (1-\alpha/200)$ Vreg (Expression A-1) Vev = $(1-\alpha/200) \cdot$ Vreg

VREG is the on-chip constant voltage as shown in Table 10 at Ta= 25° C.

Table 10

| Model | Vreg | Thermal Gradient | | | | |
|-------------|------|------------------|--|--|--|--|
| S1D15A06D** | 1.2V | −0.1%/°C | | | | |





 α is a value of the electronic volume, and can be set to one of 32-states by Electronic volume command setting

Table 11

| D4 | D3 | D2 | D1 | D0 | α |
|----|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 31 |
| 0 | 0 | 0 | 0 | 1 | 30 |
| 0 | 0 | 0 | 1 | 0 | 29 |
| | | : | | | : |
| | | : | | | : |
| 1 | 1 | 1 | 0 | 0 | 3 |
| 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

Rb/Ra is the Vo-resistor ratio, and can be set to one of 7states by Vo-resistor ratio set command setting the 3-bit the 5-bit data in the electronic volume register. Table 11 shows the value of α .

| l able 12 |
|-----------|
|-----------|

| | | | 1+Rb/Ra |
|----|----|----|--------------------------------|
| D3 | D2 | D1 | SED15A6 (Typ.) |
| 0 | 0 | 0 | 5.45 |
| 0 | 0 | 1 | 5.71 |
| 0 | 1 | 0 | 6.00 |
| 0 | 1 | 1 | 6.32 |
| 1 | 0 | 0 | 6.67 |
| 1 | 0 | 1 | 7.06 |
| 1 | 1 | 0 | 7.50 |
| 1 | 1 | 1 | External resistor can be used. |

data in the V₀-resistor ratio register. Table 12 shows the value of (1+Rb/Ra) ratio (reference value).



Figure 9 The V₀ voltage as a function of the V₀ voltage regulator internal resister internal resistor and the electronic volume register [Ta=25°C]

<Setup example : When setting Ta = 25C and V_0 = 7V on an S1D15A06**** model with temperature gradient of -0.1% /°C>

From Figure 9 and expression A-1, the following setting will be employed.

Table 13

| 0 and and | Resistors | | | | | | | | | |
|---|-----------|----|----|----|----|----|----|----|--|--|
| Content | | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| Resistance ratio of Vo adjusting built-in resistors | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | | |
| Electronic volume | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | |

Table 14 shows V_0 voltage variable range and its variable step available from the electronic volume function

when the above setting is employed.

Table 14

| Vo | Min. | | Тур. | Max. | Unit | |
|----------------|-----------|----|----------|------|-----------|------|
| Variable range | 6.41[80H] | to | 7.0[90H] | to | 7.58[9FH] | [V] |
| Variable step | | | 37.92 | | | [mV] |

[]: Commands selected from the electronic volume.

When external resistor is used (when the builtin resistor for Vo adjustment is not used)

It is also possible to select a supply voltage V₀ for LCD without using the built-in V₀ voltage adjusting resistors (resistance ratio select command [27H] for the built-in V₀ voltage adjusting resistors) by adding a resistor across Vss and V_R as well as V_R and V₀. In this case too, using the electronic volume allows you to control LCD V₀ through the command and, thus, adjust contrast of LCD

display.

Voltage V₀ is given by the following expression when external resistance values Ra' and Rb' are specified in the range of $V_0 < V_{OUT}$:

$$V_0 = (1 + Rb/Ra) \bullet V_{EV}$$

= $(1+Rb/Ra) \cdot (1-\alpha/200)$ VREG (Expression B-1) VEV = $(1-\alpha/200) \cdot$ VREG

VREG represents the constant voltage source on the IC. Its value at Ta = 25 °C is constant as shown in Table 10.



Figure 10

<A setting example: When setting Ta = 25C and V₀ = 7V on an S1D15A06**** model with temperature gradient =-0.1% C>

When the intermediate resistor values (D4, D3, D2, D1, D0) = (1, 0, 0, 0) are selected from the electronic volume, the following is given by expression B-1 since α = 15 and V REG = 1.2V (Expression B-2).

 $V_0 = (1 + Rb'/Ra') \bullet (1 - \alpha/200) \bullet V_{REG}$

 $7V = (1+Rb'/Ra') \bullet (1-15/200) \bullet 1.2$

(Expression B-2) If you select 5 μ A for the current conducted to Ra' and

Table 15

Rb', the following expression is derived:

 $Ra' + Rb' = 1.4M\Omega \qquad (Expression B-3)$ Thus, the following is derived from expressions B-2 and B-3:

 \therefore Ra' = 220k Ω , Rb' = 1180k Ω

Table 14 shows the command selected from the electronic volume. Table 16 lists V₀ voltage variable range and variable steps available from the electronic volume function.

| Contont | Resistors | | | | | | | | | |
|---|-----------|----|----|----|----|----|----|----|--|--|
| Content | | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| Resistance ratio of built-in Vo voltage adjusting resistors | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | | |
| Electronic volume | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | |

Table 16

| Vo | Min. | | Тур. | | Max. | Unit |
|----------------|-----------|----|----------|----|-----------|------|
| Variable range | 6.45[80H] | to | 7.0[90H] | to | 7.64[9FH] | [V] |
| Variable step | | | 38.4 | | | [mV] |

[]: Commands selected from the electronic volume.

When using external resistors (When using variable resistors in stead of the built-in V₀ voltage adjusting resistors)

Adding external variable resistors to the above mentioned external resistors allows you to select an LCD drive voltage V₀ through fine tuning of Ra' and Rb'. In this case too, using the electronic volume function permits you to control an LCD voltage through the command and, thus, adjust contrast of the LCD display.

You can determine the V₀ voltage from the following expression when fine adjustment of Ra' and Rb' is done

by specifying resistance values of external resistors R1 and R2 (variable resistors) and R3 within the range of $|V_0| < |V_{OUT}|$:

$$V_{0} = \{1+(R3+R2-\Delta R2) / (R1+\Delta R2)\} \bullet V_{EV} \\ = \{1+(R3+R2-\Delta R2) / (R1+\Delta R2)\} \bullet \\ (1-\alpha/200) \bullet V_{REG} \quad (Expression C-1) \\ [V_{EV} = (1-\alpha/200) \bullet V_{REG}]$$

Where, VREG is the constant voltage source in the IC and its value remains at a constant level as shown in Table 10.



Figure 11

<A setting example: When setting Ta = 25C and V₀ = 5 to 9V on an S1D15A06**** model with Temperature gradient = -0.1% C>

 $\alpha = 15$ and V_{REG} = 1.2V when intermediate resistor values (D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0) are selected from the electronic volume. Thus, using expression C-1, you can select V₀ = 9V when $\Delta R2 = 0\Omega$ in the following manner:

 $9V = \{1+(R3+R2) / R1\} \bullet (1-15/200) \bullet 1.2$

 $R3 + R2 = 7.11 \cdot R1$ (Expression C-2) If you select 5 uA for the current to be conducted across V₀ and Vss when V₀ = 7V, sum of resistance of R1, R2 and R3 can be derived as shown below:

```
R1 + R2 + R3 = 1.4M\Omega (Expression C-3).
From expressions C-2 and C-3, R1 = 1.4M\Omega/
8.11=173k\Omega.
And, you can select V = 5V when \DeltaR2 = R2 through the
following computation:
5V = =\{1+R3/(R1+R2)\} \cdot (1-15/200) \cdot 1.2
R3/(R1 + R2) = 3.5 (Expression C-4).
R2 = 137@ and R3 = 1.09 M\Omega are derived from expres-
sions C-2, C-3 and C-4.
Table 15 lists the commands used, and Table 17 shows
```

V₀ voltage variable voltage range and variable steps available from the electronic volume.

Table 17

| Vo | Min. | | Тур. | | Max. | Unit |
|----------------|-----------|----|----------|----|-----------|------|
| Variable range | 6.39[80H] | to | 7.0[90H] | to | 7.57[9FH] | [V] |
| Variable step | | | 38.1 | | | [mV] |

[]: Commands selected from the electronic volume.

- * When using the built-in V₀ voltage adjusting resistors or the electronic volume function, both of the voltage adjustment circuit and the voltage follower circuit must be activated, as a minimum requirement, by the power control set command. When the booster is circuit is turned off, necessary voltage must be supplied from Vour.
- * VR pin is enabled only when the built-in V₀ voltage adjusting resistors are not used. VR pin must be made open when these resistors are used.
- * Since VR pin has a higher input impedance, appropriate noise protection measures must provided including cutting the wiring distance shorter or using shielded wire.

Voltage Follower Circuit

The V₀ voltage is divided to generate the V₁, V₂, V₃ and V₄ voltages by on-chip resistor circuit. And the V₁, V₂, V₃ and V₄ voltages are impedance-converted by voltage follower, and provide to LCD driver circuit.

LCD bias ratio can be selected by LCD bias set command which is 1/6 bias or 1/8 bias for S1D15A06 series.

On-chip Power Supply Turn Off Sequence

Before turning the built-in power supply off, to discharge the remaining electric charge of LCD panel and power supply PIN etc., it is recommended to turn on the power save mode employing the following command sequence. You can also turn the built-in power supply off by initializing it using RES pin or the reset command. Here, of S1D15A06D00B*with built-in power supply being only used, LOW level signal entering RES pin discharges Vout, thereby introducing shorting across Vout–VDD2 and V0–Vss. Of S1D15A06D01B*/S1D15A06D02B* with external power supply being used, discharge the electric charge by short-circuiting the external power supply to Vss when the power supply is off or power is being saved. (VOUT and V0 electric charge discharging functions are not in the IC)

| Converse | Contents | Command address | | | | | | | | | | |
|----------|-----------------------|-----------------|----|----|----|----|----|----|----|--|--|--|
| Sequence | (command and state) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | |
| Step1 | Display OFF | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | | | |
| | \downarrow | | | | | | | | | | | |
| Step2 | Display all points on | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | | | |
| | \downarrow | | | | | | | | | | | |
| End | Built-in power OFF | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | | | |

Table 18

Power save command (composite command)

Sample Circuits

1. When the booster, voltage adjustment and V/F circuits are all used [S1D15A06D00B*]

(1) When built-in V₀ voltage adjusting resistors are used (When V_{DD2} = V_{DD} is boosted 4 times)



(2) When built-in V₀ voltage adjusting resistors are not used (When V_{DD2} = V_{DD} boosted 4 times)



- 2. When the voltage adjustment and V/F circuits alone are used
- (1) When built-in V_0 voltage adjusting resistors are not used [S1D15A06D01B*]



(2) When built-in V₀ voltage adjusting resistors are used Voltage Follower Circuit [S1D15A06D01B*]



3. When V/F circuit alone is used [S1D15A06D01B*]

4. When built-in power supply is not used[S1D15A06D02B*]



* Since VR pin has a higher impedance, wiring distance must be minimized or shielded wire must be used.

.

| Sample setting When V ₀ is varied between 8 and 9V. | | | | | | | | | | | |
|---|-------------------|--|--|--|--|--|--|--|--|--|--|
| ltem | Item Setting Unit | | | | | | | | | | |
| C1 | C1 1.0 to 4.7 μF | | | | | | | | | | |

Figure 12

Reset Circuit

When pin goes low, $\overline{\text{RES}}$ or when Reset command is used, this LSI is initialized.

Initialized states

- Serial interface internal shift register and counter clear
- Power saver mode is entered.
 - Oscillation circuit is stopped.
 - The LCD power supply circuit is stopped.
 - Display OFF
 - Display all points ON (Display all points ON ON/ OFF command D0 = "1")
 - Segment/common driver outputs go to the Vss level.
- Display normal
- Page address=0H
- Column address=0H
- Display start line address=set at the first line
- Segment driver direction=normal
- Common driver direction=normal
- Read modify write OFF
- Power control register (D2, D1, D0) = (0, 0, 0)
- V0-resistor ratio register (D2, D1, D0) = (0, 0, 0)
- Electronic volume register (D4, D3, D2, D1, D0) = (1, 0, 0, 0, 0)
- LCD power supply bias ratio = 1/6 bias (S1D15A06)
- Test mode is released.

* Voltage short-circuit across Vout and VDD2 as well as Vo and Vss [allowed only when RES pin = LOW level].

When reset is detected, this LSI is set to above initialized states. However it has no effect on contents of DDRAM. As seen in "Microprocessor Interface (Reference Example)", connect $\overline{\text{RES}}$ pin to the reset pin of the MPU and initialize the MPU at the same time. The initialization by $\overline{\text{RES}}$ pin is always required during power-on.

If the control signal from MPU is HZ, an overcurrent may flow through the LSI. A protection is required to prevent the HZ signal at the input pin during power-on. In case the S1D15A06 series does not use the on-chip LCD power supply circuit, after RES pin is turnd LOW to HIGH, the external LCD power supply must be turned on.

7. COMMANDS

The S1D15A06 series identifies the data bus by a combination of A0, \overline{RD} (E), $\overline{WD}(\overline{R/W})$ signals.

In the 8080-series MPU interface, the command is activated when a low pulse is input to $\overline{\text{RD}}$ pin for reading and when a low pulse is input to $\overline{\text{WD}}$ pin for writing. In the 6800-series MPU interface, the S1D15A06 series enters a read mode when a high level is input to $\overline{\text{R/W}}$ pin and a write mode when a low level is input to $\overline{\text{R/W}}$ pin, and the command is activated when a high pulse is input to $\overline{\text{E}}$ pin. Therefore, in the command explanation and command table, the 6800-series MPU interface is different from the 8080-series MPU interface in that $\overline{\text{RD}}(\text{E})$ becomes "1 (H)" in Display data read command. And when the serial interface is selected, the data is input in sequence starting with D7.

Taking the 8080-series MPU interface as an example, commands will be explained below.

Explanation of commands

(1) Display ON/OFF

This command turns the display ON and OFF.

| A0 | E RD | R/₩ ₩R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|---------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | Display OFF Display ON |

When the Display OFF command is executed when in the Display all points ON mode, Power saver mode is entered. See the section on the Power saver for details.

(2) Display normal/reverse

This command can reverse the lit and unlit display without overwriting the contents of the DDRAM.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|--|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 | Normal:DDRAM Data HIGH =LCD ON voltage Reverse:DDRAM Data LOW =LCD ON voltage |

(3) Display all points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the DDRAM. Even when this is done, the DDRAM contents are maintained. This command takes priority over the Display normal/reverse command.

| A0 | $\frac{E}{RD}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|----------------|-----------|----|----|----|----|----|----|----|--------|--|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Normal display mode Display all points ON |

When the Display all points ON command is executed when in the Display OFF mode, Power saver mode is entered. See the section on the Power saver for details.

(4) Page address set

This command specifies the page address of the DDRAM (refer to Figure 5).

Specifying the page address and column address enables to access a desired bit of the DDRAM. After the last column address (65H), page address incremented by +1 (refer to Figure 4). After the very last address (column = 65H, page = 7H), page address return to 0H.

Page address 8H is the DDRAM area dedicate to the indicator, and only D0 is valid for data change. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
|----|---------|-----------|----|----|----|----|------------------|-----------------------|-----------------------|-----------------------|---------------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 0 0 0 | 0 0 : 1 0 | 0 0 1 1 0 | 0 1 0 1 0 | 0H 1H 2H : 7H 8H |

(5) Column address set

This command specifies the column address of the DDRAM (refer to Figure 5).

The column address is split into tow sections (the upper 3-bits and lower 4-bits) when it is set (fundamentally, set continuously).

Each time the DDRAM is accessed, the column address automatically increments by +1, making it possible for the MPU to continuously access to the display data. After the last column address (65H) ,column address returns to 00H (refer to Figure 4).

See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|----|---------|-----------|----|----|----|--------|---------|----------|----------|----------|--|
| 0 | 1 | 0 | 0 | 0 | 0 | 1 0 | * A3 | A6 A2 | A5 A1 | A4 A0 | Upper bit address Lower bit address |

| *Disa | abled I | bit | | | | | | |
|-------|---------|-----|-----------|----|----|----|-----------|----------------|
| [| A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00H |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01H |
| | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
| | | | | : | | | | : |
| | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 64H |
| | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 65H |

(6) Display start line address set

This command is used to specify the display start line address of the DDRAM (refer to Figure 5).

If the display start line address is changed dynamically using this command, then screen scrolling, page swapping can be performed.

See the function explanation in "Line address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
|----|---------|-----------|----|----|--------|--------|--------|--------|--------|--------|--------------|
| 0 | 1 | 0 | 0 | 1 | 0 0 | 0 0 | 0 0 | 0 0 | 0 0 | 0 1 | 00H 01H |
| | | | | | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
| | | | | | 1 1 | 1 1 | 1 1 | 1 1 | 1 1 | 0 1 | 3EH 3FH |

(7) ADC Select (Segment driver direction select)

This command can reverse the correspondence between the DDRAM column address and the segment driver output. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|-------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Normal Reverse |

(8) Common driver direction select

This command can reverse the correspondence between the DDRAM line address and the common driver output. See the function explanation in "Line address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|--------|----|----|----|-------------------|
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | Normal Reverse |

*Disabled bit

(9) Display data read

This command reads 8-bit data from the specified DDRAM address. Since the column address is automatically incremented by +1 after each read ,the MPU can continuously read multiple-word data. One dummy read is required immediately after the address has been set. See the function explanation in "Access to DDRAM and internal registers" and "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|---------|-----------|----|----|----|------|--------|----|----|----|
| 1 | 0 | 1 | | | | Read | d Data | | | |

(10) Display data write

This command writes 8-bit data to the specified DDRAM address. Since the column address is automatically incremented by +1 after each write ,the MPU can continuously write multiple-word data. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|-------|------|----|----|----|
| 1 | 1 | 0 | | | | Write | Data | | | |

(11) Read modify write

This command is used paired with End command. Once this command is issued, the column address is not incremented by Display data read command, but is incremented by Display data write command. This mode is maintained until End command is issued. When End command is issued, the column address returns to the address it was at when Read modify write command was issued. This function makes it possible to reduce the MPU load when there are the data to change repeatedly in a specified display region, such as blinking cursor.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

*When End command is issued, only column address returns to the address it was at when Read modify write command was issued, but page address does not return. Consequently, Read modify Write mode cannot be used over pages. When you want to maintain the current page address after a read modify write operation done on a column address between the start and the final column address (65H), you must specify the page address again after the operation is over.

*Even if Read modify write mode, other commands besides Display data read/write can also be used. However, Column address set command cannot be used.





Figure 13

(12) End

This command releases the Read modify write mode, and returns the column address to the address it was when Read modify write command was issued .



Figure 14

(13) Power control set

This command sets the on-chip power supply function ON/OFF. See the function explanation in "Power supply circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Mode |
|----|---------|-----------|----|----|----|----|----|--------|--------|--------|---|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 1 | | | Booster : OFF Booster : ON |
| | | | | | | | | | 0 1 | | Voltage regulator : OFF Voltage regulator : ON |
| | | | | | | | | | | 0 1 | Voltage follower : OFF Voltage follower : ON |

(14) Vo-resistor ratio set

This command sets the internal resistor ratio "Rb/Ra" for the V₀ voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb/Ra : Vo voltage | |
|----|---------|-----------|----|----|----|----|----|----|----|----|---------------------------|---|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | small low | |
| | | | | | | | | 0 | 0 | T | | |
| | | | | | | | | 0 | 1 | 0 | | |
| | | | | | | | | 0 | 1 | 1 | \downarrow \downarrow | |
| | | | | | | | | 1 | 0 | 0 | | |
| | | | | | | | | 1 | 0 | 1 | | |
| | | | | | | | | 1 | 1 | 0 | large high | |
| | | | | | | | | 1 | 1 | 1 | External resistor mode | Э |

(15) Electronic volume

This command sets a value of electronic volume " α " for the V₀ voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | α: | Vo voltage |
|----|---------|-----------|----|----|----|----|----|--------------|----|----|--------------|--------------|
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 31 | low |
| | | | | | | 0 | 0 | 0 | 0 | 1 | 30 | |
| | | | | | | 0 | 0 | 0 | 1 | 0 | 29 | |
| | | | | | | | | \downarrow | | | \downarrow | \downarrow |
| | | | | | | 1 | 1 | 1 | 1 | 0 | 1 | |
| | | | | | | 1 | 1 | 1 | 1 | 1 | 0 | high |

(16) LCD bias set

This command selects the voltage bias ratio required for the LCD. This command is enabled when the voltage follower circuit operates.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Bias S1D15A06 |
|----|---------|-----------|----|----|----|----|----|----|----|--------|----------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | 1/8 bias 1/6 bias |

(17) Power saver

When the display all points ON command is executed when in the display OFF mode, power saver mode is entered, and the power consumption can be greatly reduced.

This mode stops every operation of the LCD display system, and can reduce current consumption nearly to a static current value if no access is made from the MPU. The internal states in the power saver mode is as follows:

- The oscillation circuit is stopped.
- The LCD power supply circuit is stopped.
- The LCD driver circuit is stopped and segment/common driver outputs output the Vss level.
- The display data and operation mode before execution of the Power saver command are held, and the MPU can access to the DDRAM and internal registers.





(18) Reset

When this command is issued, this LSI is initialized. This command, however, is not used for introducing short circuit across Vout and VDD2 or V0 and Vss (only when $\overline{\text{RES}}$ pin = LOW). Also note that initialization of the display data RAM does not take place in parallel with initialization of the LSI. See the function explanation in "Reset circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

When initializing the LSI while power is turned on, reset signal to the $\overline{\text{RES}}$ pin is used. This signal cannot be replaced by the reset command.

(19) NOP

Non-operation command

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

(20) Test

This is a command for LSI chip testing. Please do not use. If the test command is issued by accident, it can be cleared by applying an LOW signal to the pin, or by issuing the Reset command or the Display ON/OFF command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|---------|-----------|----|----|----|----|-----|---------|-------|----|
| 0 | 1 | 0 | 1 | 1 | * | 1 | * | * | * | * |
| | | | | | | | * D | isabled | l bit | |

(Note):

The S1D15A06 series chip maintain their operating modes ,but excessive external noise,etc.,may happen to change them. Thus in the packaging and system design it is necessary to suppress the noise or take measures to prevent the noise. Moreover, it is recommended that the operating modes are refreshed periodically to prevent the effects of unanticipated noise.

Command Table

Table 19

| Command | Command Code | | | Function | | | | | | | | |
|--|--------------|----|----|----------|----|----|------------|-------------|-------------|------------|--------|--|
| Command | A0 | XR | XW | D7 | D6 | D5 | 5 D4 | D3 | D2 | D1 | D0 | Function |
| (1)Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | LCD display 0:OFF, 1:ON |
| (2)Display normal/reverce | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 | LCD display 0:normal, 1:reverce |
| (3)Display all points ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | LCD display 0:normal display, 1:all points ON |
| (4)Page address set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | ado | dress | 6 | | Sets the DDRAM page address |
| (5)Column address set Upper 3-bit address | 0 | 1 | 0 | 0 | 0 | 0 | 1 | * | ado | lres | S | Sets the DDRAM column address |
| Column address set Lower 4-bit address | 0 | 1 | 0 | 0 | 0 | 0 | 0 | ado | dress | 6 | | |
| (6)Display start line address set | 0 | 1 | 0 | 0 | 1 | | ado | dress | 3 | | | Sets the DDRAM display start line address. |
| (7)Segment driver directuin select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Sets the correspondence between the DDRAM column address and the SEG driver output. 0:normal, 1:reverse |
| (8)Common driver direction select | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | Sets the correspondence between the DDRAM line address and the COM driver output. 0:normal, 1:reverse |
| (9)Display data read | 1 | 0 | 1 | | | Re | ad d | lata | | | | Reads from the DDRAM. |
| (10)Display data write | 1 | 1 | 0 | | | Wt | ite d | lata | | | | Writes to the DDRAM. |
| (11)Read modify write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Column address increment at write:+1, at read:0. |
| (12)End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases Read modify write mode. |
| (13)Power control set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | Op mo | erat de | ing | Sets the on-chip power supply circuit operating mode. |
| (14)Vo-resistor ratio set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Res rati | sisto o | or | Sets the Vo-resistor ratio value. |
| (15)Electronic volume | 0 | 1 | 0 | 1 | 0 | 0 | Ele val | ctror ue | nic v | olun | ne | Sets the electronic volume value. |
| (16)LCD bias set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | Sets the LCD drive voltage bias ratio. S1D15A06 0:1/8bias, 1:1/6bias |
| (17)Power saver | - | - | - | - | - | - | - | - | - | - | - | Compound command of Display OFF and Display all points ON |
| (18)Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Internal reset |
| (19)NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | Non-operation |
| (20)Test | 0 | 1 | 0 | 1 | 1 | * | 1 | * | * | * | * | IC test command. Do not use. |

(Note)*:disabled bit

8. COMMAND SETTING

Instruction Setup Example

(For your reference)

Note: If charge remains on the smoothing capacitor connected across the LCD drive voltage output pin and VDD2 pin, troubles (such as momentary blackening) can occur

1. When switching to the built-in power supply takes place immediately after powering on:



on the display screen during its powering on process. In order to avoid such troubles, it is recommended to implement the following flow.

Note: Reference Items

* 1: Refer to the 6. Functions Description "Reset Circuit".

In the initial setup mode (default), too, contents of the display data RAM is still uncertain.

- * 2: Refer to the 7. Commands Description "(2) Normal/reversing Display".
- * 3: Refer to the 7. Commands Description "(6) Display Line Setup".
- * 4: Refer to the 7. Commands Description "(7) ADC Select".
- * 5: Refer to the 7. Commands Description "(8) Common Output Mode Select".
- * 6: Refer to the 7. Commands Description "(16) LCD Bias Set".
- * 7: Refer to the 6. Functions Description Power Supply Circuit and 7. Commands Description "(14) Specifying resistance ratio of built-in V0 voltage adjusting resistors".
- * 8: Refer to the 6. Functions Description Power Supply Circuit and 7.Commands Description "(15) Electronic Volume".
- * 9: Refer to the 6. Functions Description Power Supply Circuit and 7. Commands Description "(13) Setting Up Power Control".
- * 10: Refer to the 7. Commands Description "(17) Power Save".

2. Data display



3. Powering off * 14

1) Turn on any desired mode.1) Turn on any desired mode.Selecting necessary function from the command (User setup)
(17) Select the power save mode. * 15Select the reset active (RES pin = LOW).Select the reset active (RES pin = LOW).Turn VDD-Vss power off.

Note:

- * 14: This IC is provided on the power supply VDD-Vss logic circuit to offer control over the V0-Vss drivers on the LCD power supply. Thus, if the power supply V0-Vss is turned off while voltage is still remaining on the LCD power supply V0-Vss, the drivers (both COM and SEG) can generate uncontrolled output. Make sure to observe the following powering off procedure:
 - Turn off the built-in power supply first, then, after making sure that potential on V₀ to V₄ is lower than the LCD panel threshold voltage, turn the IC power (VDD-Vss) off. Also refer to the 6. Functions Description "Power Supply Circuit".
- * 15: Refer to the 7. Command Description "(17) Power Save".

After entering the power save command, you must implement reset procedure from the $\overline{\text{RES}}$ pin before turning off VDD-Vss power.

Note: Reference Items

- * 9: Refer to the 7. Commands Description "(6) Setup of Display Start Line".
- * 10: Refer to the 7. Commands Description "(4) Page Address Set".
- * 11: Refer to the 7. Commands Description "(5) Column Address Set".
- * 12: Refer to the 7. Commands Description "(10) Display Data Write".
- * 13: Refer to the 7. Commands Description "(1) Display Data ON/OFF".

The all-white display of data should be avoided as much as practicable right after the display mode is turned on (right after the display has been turned on).

4. Refresh

It is recommended that the operating modes and display contents be refreshed periodically to prevent the effect of unexpected noise.



5. Precautions on powering off

<Powering off (VDD-Vss) off> Turn the power (V0-Vss) save mode off -> Then, turn the power (VDD-Vss) off.

* The requirement "tL > tH" must be strictly observed.

* If "tL < tH", display failures can result.

tL must be specified on software from MPU.

tH depends on discharging capability of the drivers. See the "Reference data" in the following section. It also depends on a given LCD panel, thus actual timing must be determined after experimenting on your LCD panel.



<When powering off (VDD-Vss) is not available with the command>

Turn off the reset mode (LCD power (Vo-Vss) system). -> Then, turn power (VDD-Vss) off.

* The requirement " $t_L > t_H$ " must be observed.

* When specifying tL, measures such as extending fall

time of power supply (VDD-VSS) should be considered. tH depends on the drivers' discharging capability. See the "Reference data" in the following section. It also depends on model of a given LCD panel, thus actual timing must be determined after experimentation on your LCD panel.



6. Reference data

The following data is for your reference alone. th is significantly affected by capacity of V_0 pin, thus you must verify appropriateness of a selected th on the panel being equipped with the pin.

[Conditions: $V_{DD} = 1.8V$, voltage is tripled and capacity of the boosting capacitor = $1.0 \ \mu F$]

When V₀ is under no-load, th per voltage is 22 μ s. It becomes 220 μ s when V₀ = 9V. Capacity dependency is 1 pF. Δ th per voltage is 50 ns.

An example: When $V_{DD} = 1.8V$, $V_0 = 8V$ and V_0 pin capacity [board capacity] (CL) = 100 pF. $t_H = 22\mu s \times 8V + 50ns \times 100pF \times 8V = 216\mu s$
9. ABSOLUTE MAXIMUM RATING

Unless otherwise noted, Vss = 0V.

| Parameter | | Symbol | Conditions | Unit |
|--------------------------|--------------------|----------------|-----------------|------|
| Power supply voltage (1) | | Vdd | -0.3 to 0.6 | V |
| Power supply voltage (2) | | Vdd2 | -0.3 to 0.6 | V |
| | Double boosting | | -0.3 to 5.0 | |
| | Triple boosting | | -0.3 to 3.3 | |
| | Quadruple boosting | | -0.3 to 2.5 | |
| Power supply voltage (3) | | Vo, Vout | -0.3 to 10.0 | V |
| Power supply voltage (4) | | V1, V2, V3, V4 | -0.3 to Vo | V |
| Input voltage | | Vin | -0.3 to VDD+0.3 | V |
| Output voltage | | Vo | -0.3 to VDD+0.3 | V |
| Operating temperature | | Topr | -40 to 85 | |
| Storage temperature | ТСР | Tstr | -55 to 100 | °C |
| | Bare chip | | -55 to 125 | |





Notes and Conditions

- 1. Vss = 0V is assumed for every voltage indicated above.
- 2. Voltage V0, V1, V2, V3, V4 must always keep up the condition of $V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_{SS}$ and $V_{OUT} \ge V_0 \ge V_{SS}$.
- 3. If the LSI exceeds its absolute maximum rating, it may be damage permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, a malfunction of the LSI may be caused and LSI reliability may be affected.

10. DC CHARACTERISTICS

Table 21

Vss=0V, Vdd=3V \pm 10%, Ta=-40~85°C unless otherwise noted.

| lta | | Symbol | Condition | Sta | andard v | alue | llmit | Pin used |
|----------------------|---------------------------|--------|--|---------|----------|---------|-------|------------------|
| Ite | em | Symbol | Condition | Min. | Тур. | Max. | Unit | Pin usea |
| Supply voltage(1) | Recommended operation | Vdd | (Vss is used as the reference) | 2.7 | _ | 3.3 | V | Vdd *1 |
| | Operational available | Vdd | (Vss is used as the reference) | 1.8 | _ | 3.6 | V | |
| Supply voltage(2) | Recommended operation | Vdd2 | DD2 (Vss is used as the 1.8 – 5.0 reference) | | V | Vdd2 *1 | | |
| Supply voltage(3) | Operational available | Vo | (Vss is used as the 4.5 – 9.0 reference) | | | Vo *2 | | |
| | Operational available | V1, V2 | (Vss is used as the reference) | 0.6×V0 | _ | Vo | V | V1, V2 |
| | Operational available | V3, V4 | (Vss is used as the reference) | Vss | _ | 0.4×V0 | | V3, V4 |
| High-level i | vel input voltage Viн | | | 0.7×Vdd | - | Vdd | V | *3 |
| Low-level ir | nput voltage | VIL | | Vss | - | 0.3×Vdd | V | 5 |
| High-level of | output voltage | Vон | Іон=–0.5mA | 0.7×Vdd | - | Vdd | V | *1 |
| Low-level o | utput voltage | Vol | Iol=0.5mA | Vss | - | 0.3×Vdd | V | - |
| Input leak c | current | Ili | Vin-Vod or Vss | -1.0 | - | 1.0 | μΑ | *5 |
| Output leak | age current | Ilo | | -3.0 | _ | 3.0 | μΑ | *6 |
| LCD driver | ON resistance | Ron | Vo=7.0V Ta=25°C | - | 2.0 | 5.0 | kΩ | SEGn, COMn *7 |
| Static curre | nt consumption | Iddq | Ta=25°C | - | 0.01 | 5.0 | μΑ | Vdd,Vdd2 |
| Output leak | Putput leak current log T | | Vo=7.0V Ta=25°C | - | 0.01 | 15.0 | μΑ | Vo |
| Input termir | nal capacitance | CIN | Ta=25°C, f =1MHz | | 10.0 | 15.0 | pF | |
| Oscillation | Built-in oscillation | fosc | Ta=25℃ | 31.68 | 35.20 | 38.72 | kH7 | *8 |
| frequency | External input | fc∟ | 14-20 0 | 35.2 | 70.4 | 140.8 | 11112 | CL *8 |

Table 22

| | Itom | Symbol | Condition | Sta | ndard v | value | Unit | Din used |
|----------|---|--------|---|------|---------|-------|------|-----------|
| | nem | Symbol | Condition | Min. | Тур. | Max. | Unit | riii useu |
| | | | When voltage is doubled (Vss is used as the reference) | 1.8 | - | 5.0 | | |
| rcuit | Input voltage | Vdd2 | When voltage is tripled (Vss is used as the reference) | 1.8 | - | 3.3 | | Vdd2 *1 |
| pply cir | | | When voltage is quadrupled (Vss is used as the reference) | 1.8 | _ | 2.5 | | |
| sup | Boosted output voltage | Vout | (Vss is used as the reference) | - | _ | 10.0 | V | Vout |
| power | Operating current of voltage adjustment circuit | Vout | (Vss is used as the reference) | 5.0 | _ | 10.0 | | Vout |
| uilt-in | V/F circuit operating voltage | Vo | (Vss is used as the reference) | 4.5 | - | 9.0 | | Vo *9 |
| Ā | Reference voltage | Vreg | -0.1%/°C Ta=25°C (Vss is used as the reference) | 1.16 | 1.2 | 1.24 | | *10 |

Note 1: Vss = 0V is assumed for every voltage indicated.

Note 2: Voltages V0, V1, V2, V3 and V4 must conform to the requirements that V0≧V1≧V2≧V3≧V4≧VSS as well as V0UT ≧ V0 ≧ VSS.
Note 3: Operating the LSI is operated beyond the maximum absolute rating can damage it permanently. In the normal operation, it is desirable to use the LSI in compliance with its electric characteristics. If the LSI is used under any conditions conflicting with its electric characteristics, not only its malfunctioning but also serious loss of reliability can result.

Dynamic operating current (1) - When display is turned on with the built-in power supply being disconnected [Ta = 25°C and output under no-load].

Following shows current consumed by entire IC when external power supply is used.

Table 23-1 Display: All-white

| ltem | Symbol | Requirement | Min. | Тур. | Max. | Unit | Remarks |
|--------------|--------|------------------------|------|------|------|------|---------|
| S1D15A06**** | lss(1) | VDD=VDD2=1.8V, V0=7.2V | — | 23 | 48 | | *11 |
| | lss(1) | Vdd=Vdd2=1.8V, Vo=9.0V | — | 25 | 50 | μΑ | |

Table 23-2 Display: Checker pattern

| ltem | Symbol | Requirement | Min. | Тур. | Max. | Unit | Remarks |
|---------------|--------|------------------------|------|------|------|------|---------|
| S1D15A06+++++ | lss(1) | Vdd=Vdd2=1.8V, V0=7.2V | — | 26 | 54 | пΔ | *11 |
| STD15A06***** | lss(1) | Vdd=Vdd2=1.8V, V0=9.0V | - | 29 | 57 | μΛ | |

 \diamond Dynamic operating current (2) - When display is turned on with the built-in power supply being connected [Ta = 25°C and output under no-load].

Table 24-1 Display: All-white

| Item | Symbol | Requirement | Min. | Тур. | Max. | Unit | Remarks |
|---------------|--------|--|------|------|------|------|---------|
| S1D15006+++++ | lss(2) | VDD=1.8V,VDD2=3.3V, V0=7.2V, and voltage is tripled. | _ | 68 | 101 | | *40 |
| | lss(2) | VDD=1.8V,VDD2=3.3V, V0=7.2V, and voltage is tripled. | _ | 79 | 112 | μΑ | *12 |

Table 24-2 Display: Checker pattern

| ltem | Symbol | Requirement | Min. | Тур. | Max. | Unit | Remarks |
|---------------|--------|---|--------------------------------------|------|------|------|---------|
| S1D15006+++++ | lss(2) | VDD=1.8V,VDD2=3.3V, V0=7.2V, and voltage is tripled. | D2=3.3V, V0=7.2V, – 7 is tripled. | | 103 | μА | *40 |
| 31010400***** | lss(2) | VDD=1.8V,VDD2=3.3V, V0=7.2V, and voltage is tripled. | _ | 87 | 112 | μΑ | *12 |

 \diamond Current consumption in the power save mode [Ta = 25°C and output under no-load]

Table 25

| ltem | Symbol | Requirement | Min. | Тур. | Max. | Unit | Remarks |
|---------------|--------|-------------------|------|------|------|------|---------|
| S1D15A06***** | lss(3) | Vdd=Vdd2=1.8~3.6V | - | 0.01 | 5 | μΑ | |

[Reference data 1]

 \Diamond Dynamic operating current (1) - When LCD display is turned on with external power supply being connected (All-white display)



◊ Dynamic operating current (1) - When LCD display is turned on with external power supply being connected (Checker pattern display)





[Reference data 2]

 \Diamond Dynamic operating current (2) - When LCD display is turned on with built-in power supply being connected (All-white display)



(A Dynamic operating sympatric). When I CD display is turned on with built in new symply being connected (

◊ Dynamic operating current (2) - When LCD display is turned on with built-in power supply being connected (Checker pattern display)





[Reference data 3]





This chart shows current consumption when the checker pattern write is constantly implemented in fcYc. Iss (1) alone is consumed when an access is not taking place.

Conditions: Built-in power supply OFF External power supply ON VDD2—Vss=3.0V V0—Vss=9.0V Ta=25jC

Figure 20

[Reference data 4] ◊ Operating voltage range of VDD and V0 systems.





[Reference items]

- * 1 : Although wide operating voltage range is warranted, an exemption to it is when an access made by MPU is accompanied with radical voltage fluctuations.
- * 2 : See Figure 21 for the operating voltage range of VDD and V0 systems. It is applicable when an external power supply is used.
- * 3 : A0, D0 to D5, D6 (SCL), D7 (SI), $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/ $\overline{\text{W}}$), CS, CL, C86, P/S and $\overline{\text{RES}}$ pins. VIH = 0.8 × VDD to VDD, VIL = Vss to 0.2 × VDD when VDD = 1.8V to 2.7V.
- * 4 : D0 to D7 pins. IOH = -0.25 mA, IOL = 0.25 mA when VDD = 1.8V to 2.7V.
- * 5 : A0, $\overline{\text{RD}}$ (E), $\overline{\text{WR}}$ (R/ $\overline{\text{W}}$), $\overline{\text{CS}}$, C86, CL and $\overline{\text{RES}}$ pins.
- * 6 : It is applicable when D0 to D5, D6 (SCL) and D7 (SI) pins are placed in high impedance.
- * 7 : It represents the resistance value to be employed when 0.1V is applied across the output pin SEGn or COMn and respective power terminals (V1, V2, V3 and V4). It must be selected within the operating voltage range (3).
 RON = 0.1V/ΔI (ΔI represents the current conducted when 0.1V is applied when the power supply is turned on).
- * 8 : For the relationship between the oscillating frequency and frame frequency, refer to Table 6. External inputs listed in the standard value space are recommended values.
- * 9 : Adjustment of the V₀ voltage adjustment circuit must be done within the operating voltage range of the voltage follower circuit.
- * 10 : The built-in reference voltage source of the V₀ voltage adjustment circuit. Two types of V_{REG} temperature gradients are supported by the S1D15A06; (1) Approximately –0.1%/°C and (2) External input.
- * 11/12: The built-in oscillation circuit is used. It indicates current consumed by the independent IC when the display is turned on. Current consumption of the S1D15A06 indicated here is one when the 1/6 bias mode is turned on. It does not includes current consumed due to the LCD panel capacity or wiring capacity (driver output is under no-load). These values are applicable when an access is not made by MPU.
- * 12 : These values are applicable when the V₀ voltage adjusting built-in resistors are used on an S1D15A06 model with V_{REG} optional temperature gradient of $-0.1\%/^{\circ}C$.

11. AC CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080-series MPU)



Figure 22

| Table 26 | | | [Vdd= | =2.7V to 3. | 6V, Ta=-4 | 10 to 85°C] |
|---------------------------------|----------|--------|-----------|-------------|-----------|-------------|
| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| Address hold time | A0 | tAH8 | | 0 | _ | ns |
| Address setup time | | tAW8 | | 0 | _ | |
| System cycle time | | tCYC8 | | 500 | _ | |
| Control LOW pulse width(Write) | WR | tCCLW | | 100 | _ | |
| Control LOW pulse width(Read) | RD | tCCLR | | 200 | _ | |
| Control HIGH pulse width(Write) | WR | tCCHW | | 100 | _ | |
| Control HIGH pulse width(Read) | RD | tCCHR | | 100 | _ | |
| Data setup time | D7 to D0 | tDS8 | | 70 | _ | |
| Data hold time | | tDH8 | | 0 | _ | |
| Access time | | tACC8 | CL=100pF | - | 180 | |
| Output disable time | | toh8 | | 10 | 100 | |

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------------------|----------|---------------|-----------|------|------|-------|
| Address hold time | A0 | tAH8 | | 0 | _ | ns |
| Address setup time | | tAW8 | | 0 | - | |
| System cycle time | | tCYC8 | | 1000 | _ | |
| Control LOW pulse width(Write) | WR | tCCLW | | 150 | _ | |
| Control LOW pulse width(Read) | RD | tCCLR | | 300 | - | |
| Control HIGH pulse width(Write) | WR | tCCHW | | 150 | - | |
| Control HIGH pulse width(Read) | RD | t CCHR | | 150 | _ | |
| Data setup time | D7 to D0 | tDS8 | | 120 | _ | |
| Data hold time | | tDH8 | | 0 | - | |
| Access time | | tACC8 | CL=100pF | _ | 260 | |
| Output disable time | | toh8 | | 10 | 200 | |

[VDD=1.8V to 2.7V, Ta=-40 to 85°C]

*1. This is in the case of making the access by \overline{WR} and \overline{RD} , setting the $\overline{CS1}$ =LOW.

*2. This is in the case of making the access by $\overline{CS1}$, setting the \overline{WR} , \overline{RD} =LOW.

*3. The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for (tr+tf) \leq (tCYC8-tCCLW) or (tr+tf) \leq (tCYC8-tCCLR-tCCHR).

*4. All timings are specified based on the 20 and 80% of VDD.

*5. tCCLW and tCCLR are specified for the overlap period when $\overline{\text{CS1}}$ is at LOW (CS2=HIGH) level and $\overline{\text{WR}},\overline{\text{RD}}$ are at the LOW level.

Table 27



System Bus Read/Write Characteristics 2 (For the 6800-series MPU)

Table 28

Figure 23

[VDD=2.7V to 3.6V, Ta=-40 to 85°C]

| ltem | | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------|-------|----------|---------------|-----------|------|------|-------|
| Address hold time | | A0, | tah6 | | 0 | _ | ns |
| Address setup time | | WR | tAW6 | | 0 | - | |
| System cycle time | | | tCYC6 | | 500 | _ | |
| Enable | width | E | tewhw | | 100 | _ | |
| HIGH pulse width | Read | | t EWHR | | 200 | - | |
| Enable | width | | tewlw | | 100 | - | |
| LOW pulse width | Read | | tEWLR | | 100 | - | |
| Data setup time | | D7 to D0 | tDS6 | | 70 | _ | |
| Data hold time | | | tDH6 | | 0 | - | |
| Access time | | | tACC6 | CL=100pF | _ | 180 | |
| Output disable time | | | tOH6 | | 10 | 100 | |

Table 29

[VDD=1.8V to 2.7V, Ta=-40 to 85°C]

| ltem | | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------|-------|----------|---------------|-----------|------|------|-------|
| Address hold time | | A0, | tAH6 | | 0 | _ | ns |
| Address setup time | | WR | tAW6 | | 0 | - | |
| System cycle time | | | tCYC6 | | 1000 | - | |
| Enable | width | E | tewhw | | 150 | _ | |
| HIGH pulse width | Read | | t EWHR | | 300 | - | |
| Enable | width | | tewlw | | 150 | - | |
| LOW pulse width | Read | | tewlr | | 150 | _ | |
| Data setup time | | D7 to D0 | tDS6 | | 120 | _ | |
| Data hold time | | | tdh6 | | 0 | _ | |
| Access time | | | tACC6 | CL=100pF | - | 260 | |
| Output disable time | | | tOH6 | | 10 | 200 | |

*1. This is in the case of making the access by <u>E</u>, setting the $\overline{CS1}$ =LOW.

*2. This is in the case of making the access by $\overline{CS1}$, setting the E=HIGH.

*3. The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for (tr+tf) \leq (tCYC6-tEWLW-tEWHW) or (tr+tf) \leq (tCYC6-tEWLR-tEWHR).

*4. All timings are specified based on the 20 and 80% of VDD.

*5. tEWLW and tEWLR are specified for the overlap period when $\overline{CS1}$ is at LOW (CS2=HIGH) level and E is at the HIGH level.

Serial interface





| Table 30 [VDD=2.7V to 3.6V, Ta=-40 to 8 | | | | | | | | | |
|---|--------|--------------|-----------|------|------|-------|--|--|--|
| Parameter | Signal | Symbol | Condition | Min. | Max. | Units | | | |
| Serial clock cycle | SCL | tscyc | | 125 | - | ns | | | |
| Serial clock HIGH pulse width | | tshw | | 50 | - | | | | |
| Serial clock LOW pulse width | | tslw | | 50 | - | | | | |
| Address setup time | A0 | tsas | | 75 | _ | | | | |
| Address hold time | | t SAH | | 75 | - | | | | |
| Data setup time | SI | tsds | | 50 | _ | | | | |
| Data hold time | | tSDH | | 50 | - | | | | |
| CS serial clock time | CS | tcss | | 75 | _ | | | | |
| | | tcsн | | 75 | _ | | | | |

| Table 31 [VDD=1.8V to 2.7V, Ta=-40 to 8 | | | | | | | | |
|---|--------|--------|-----------|------|------|-------|--|--|
| Parameter | Signal | Symbol | Condition | Min. | Max. | Units | | |
| Serial clock cycle | SCL | tscyc | | 200 | _ | ns | | |
| Serial clock HIGH pulse width | | tshw | | 75 | _ | | | |
| Serial clock LOW pulse width | | tsLw | | 75 | _ | | | |
| Address setup time | A0 | tsas | | 75 | _ | | | |
| Address hold time | | tsah | | 75 | _ | | | |
| Data setup time | SI | tsds | | 50 | _ | | | |
| Data hold time | | tSDH | | 50 | _ | | | |
| CS serial clock time | CS | tcss | | 100 | _ | | | |
| | | tcsн | | 100 | _ | | | |

Note: 1. The input Signal rise and fall times must be with in 15ns.

2. Every timing is specified on the basis of 20% and 80% of VDD.

S1D15A06 Series

Reset timing





Table 32

[VDD=2.7V to 3.6V, Ta=-40 to 85°C]

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
|-----------------------|--------|--------|-----------|------|------|-------|
| Reset time | | tR | | — | 1000 | ns |
| Reset LOW pulse width | RES | trw | | 1000 | _ | |

Table 33

[VDD=1.8V to 2.7V, Ta=-40 to 85°C]

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
|-----------------------|--------|--------|-----------|------|------|-------|
| Reset time | | tR | | - | 1500 | ns |
| Reset LOW pulse width | RES | trw | | 1500 | _ | |

Note: 1. The input Signal rise and fall times must be with in 15ns.

2. Every timing is specified on the basis of 20% and 80% of VDD.

12. MPU INTERFACE (EXAMPLES)

The S1D15A06 series can be directly connected to the 80 series MPU or 68 series MPU. Adding a serial interface allows you to drive the S1D15A06 with less number of signal lines.

After initialization is completed from the $\overline{\text{RES}}$ pin, make sure that respective input pins on the S1D15A06 series are normally controlled.

(1) 80 series MPU



(3) Serial interface



13. S1D15B01 Series

Contents

| 1. | DESCRIPTION | .13-1 |
|-----|--|--------|
| 2. | FEATURES | .13-1 |
| 3. | BLOCK DIAGRAM | . 13-2 |
| 4. | PIN LAYOUT | .13-3 |
| 5. | PIN DESCRIPTION | .13-6 |
| 6. | FUNCTIONAL DESCRIPTION | .13-8 |
| 7. | COMMAND DESCRIPTION | 13-24 |
| 8. | COMMAND SETTING | 13-32 |
| 9. | ABSOLUTE MAXIMUM RATING | 13-36 |
| 10. | ELECTRICAL CHARACTERISTICS | 13-37 |
| 11. | THE MPU INTERFACE (REFERENCE EXAMPLES) | 13-53 |
| 12. | CAUTION | 13-54 |

1. DESCRIPTION

The S1D15B01 series is a single-chip liquid crystal display (=LCD) driver for dot-matrix LCDs that can be connected directly to a microprocessor (=MPU) bus. It accepts 8-bit parallel or serial display data from a MPU, stores it in an on-chip display data RAM (=DDRAM), and generates a LCD drive signal independent of the MPU clock.

The use of the on-chip DDRAM of 65×132 bits and a one-to-one correspondence between LCD panel pixel dots and on-chip DDRAM bits offer high flexibility in graphic display.

The S1D15B01 series does not need external operation clock for DDRAM read/write operations, and has a onchip LCD power supply circuit featuring very low current consumption with few external components, and moreover has a on-chip CR oscillator circuit.

Consequently, the S1D15B01 can be realize a highperformance handy display system with a minimum current consumption and the fewest components.

2. FEATURES

- Direct display by DDRAM : Bit data of DDRAM "0" a dot of display is OFF "1" a dot of display is ON (at Display normal)
- DDRAM capacity : 65×132=8580bits
- High-speed 8-bit Serial interface/8-bit MPU interface (The chip can be connected directly to both the 8080series MPUs and the 6800-series MPUs).
- Many command functions : Display ON/OFF, Display normal/reverse, Display all points ON/OFF, Page address set, Column address set, Display start line address set, Segment/Common driver direction select, Display data Read/Write ,Read modify write, Power control set, Electronic contrast control, LCD bias set, Power saver, Reset
 On-chip low power supply circuit for LCD driving voltage generation
 - Booster circuit (with boost ratios of Double/Triple/ Quadruple/Quintuple)

Voltage regulator circuit (with high-accuracy electronic voltage adjustment function)

Voltage follower (with V1 to V4 voltage dividing resistors)

- On-chip CR oscillation circuit (external clock can also be input.)
- Very low power consumption
- Power supply :
 - Logic power supply : VDD-Vss=1.7 to 5.5V Booster reference supply : VDD2-Vss=1.7 to 5.5V LCD driving power supply : V0-Vss=4.5 to 16.0V
- Wide range of operating temperatures -40 to 85°C
- CMOS process
- Package : Au bump chip and TCP
- These ICs are not designed for strong radio/optical activity proof.

| Product Name | Duty | Bias | SEG Dr | COM Dr | V _{REG} Temperature Gradient | Voltage Condition | Shipping Forms |
|----------------|------|---------|--------|--------|---|----------------------|-------------------------------|
| S1D15B01D00B* | 1/65 | 1/9,1/7 | 132 | 65 | –0.05%/°C | Internal voltage | Bare Chip |
| *S1D15B01D01B* | 1/65 | 1/9,1/7 | 132 | 65 | −0.05%/°C | Vo or Vout | Bare Chip external voltage |
| *S1D15B01D02B* | 1/65 | 1/9,1/7 | 132 | 65 | −0.05%/°C | Vo ~ V4 extarnal | Bare Chip voltage |
| *S1D15B01T00** | 1/65 | 1/9,1/7 | 132 | 65 | −0.05%/°C | | TCP |

Series Specifications

* : Start the development on demands

**: Under development

3. BLOCK DIAGRAM



4. PIN LAYOUT



Pad Center Coordinates

Unit: µm

| PAD | Pin | v | v |] | PAD | Pin | v | v | PAD | Pin | v | v |
|----------|-----------|-------|------|---|-----------|--------|--------|--------------|-----|-------|-------|-------|
| No. | Name | X | Ť | | No. | Name | X | Ť | No. | Name | Χ. | Ŷ |
| 1 | (NC) | 4852 | 1248 | | 51 | TEST13 | -1882 | 1248 | 101 | COM6 | -5255 | -631 |
| 2 | (NC) | 4722 | | | 52 | Vss | -2051 | | 102 | COM5 | | -701 |
| 3 | TEST0 | 4592 | | | 53 | Vr | -2181 | | 103 | COM4 | | -771 |
| 4 | TEST1 | 4462 | | | 54 | Vo | -2311 | | 104 | COM3 | | -842 |
| 5 | TEST2 | 4332 | | | 55 | V1 | -2441 | | 105 | COM2 | | -912 |
| 6 | Vss | 4202 | | | 56 | V2 | -2571 | | 106 | COM1 | | -982 |
| 7 | TEST3 | 4072 | | | 57 | V3 | -2701 | | 107 | COM0 | | -1052 |
| 8 | TEST4 | 3942 | | | 58 | V4 | -2831 | | 108 | COMS | | -1122 |
| 9 | TEST5 | 3812 | | | 59 | CAP2+ | -2961 | | 109 | (NC) | | -1193 |
| 10 | RES | 3682 | | | 60 | CAP2+ | -3091 | | 110 | (NC) | 4700 | -1263 |
| 11 | CS | 3552 | | | 61 | CAP2- | -3221 | | 111 | (NC) | -4738 | -1248 |
| 12 | VSS | 3422 | | | 62 | CAP2- | -3351 | | 112 | | -4668 | |
| 13 | | 3292 | | | 64 | | -3481 | | 113 | SEGU | -4598 | |
| 14 | RD Voo | 3162 | | | 04 65 | CAP4- | 2744 | | 114 | SEGI | -4520 | |
| 10 | | 3032 | | | 60 | | -3/41 | | 110 | SEG2 | -4438 | |
| 10 | | 2902 | | | 67 | | -3071 | | 110 | SEG3 | -4300 | |
| 10 | | 2112 | | | 68 | | -4001 | | 110 | | -4317 | |
| 10 | | 2042 | | | 60 | | _4131 | | 110 | SECS | _4247 | |
| 20 | D0,50L | 2382 | | | 70 | | _/1301 | | 120 | SEG0 | _/107 | |
| 20 | | 2252 | | | 70 | | _1521 | | 120 | SEG8 | _/037 | |
| 22 | | 2122 | | | 72 | (NC) | -4651 | | 121 | SEG9 | -3966 | |
| 23 | D3 D2 | 1992 | | | 73 | (NC) | -4781 | ↓ | 123 | SEG10 | -3896 | |
| 24 | D1 | 1862 | | | 74 | (NC) | -5255 | 1264 | 124 | SEG11 | -3826 | |
| 25 | DO | 1732 | | | 75 | (NC) | | 1194 | 125 | SEG12 | -3756 | |
| 26 | VDD | 1602 | | | 76 | COM31 | | 1124 | 126 | SEG13 | -3686 | |
| 27 | VDD | 1472 | | | 77 | COM30 | | 1054 | 127 | SEG14 | -3615 | |
| 28 | Vdd | 1342 | | | 78 | COM29 | | 984 | 128 | SEG15 | -3545 | |
| 29 | Vdd2 | 1212 | | | 79 | COM28 | | 913 | 129 | SEG16 | -3475 | |
| 30 | Vdd2 | 1082 | | | 80 | COM27 | | 843 | 130 | SEG17 | -3405 | |
| 31 | Vdd2 | 952 | | | 81 | COM26 | | 774 | 131 | SEG18 | -3335 | |
| 32 | TEST6 | 822 | | | 82 | COM25 | | 703 | 132 | SEG19 | -3264 | |
| 33 | Vdd | 692 | | | 83 | COM24 | | 633 | 133 | SEG20 | -3194 | |
| 34 | P/S | 562 | | | 84 | COM23 | | 562 | 134 | SEG21 | -3124 | |
| 35 | C86 | 432 | | | 85 | COM22 | | 492 | 135 | SEG22 | -3054 | |
| 36 | Vss | 302 | | | 86 | COM21 | | 422 | 136 | SEG23 | -2984 | |
| 37 | TEST7 | 172 | | | 87 | COM20 | | 352 | 137 | SEG24 | -2913 | |
| 38 | TEST8 | 3 | | | 88 | COM19 | | 282 | 138 | SEG25 | -2843 | |
| 39 | TEST9 | -166 | | | 89 | COM18 | | 211 | 139 | SEG26 | -2773 | |
| 40 | Vss | -335 | | | 90 | COM17 | | 141 | 140 | SEG27 | -2703 | |
| 41 | Vss | -465 | | | 91 | COM16 | | 71 | 141 | SEG28 | -2633 | |
| 42 | VSS | -595 | | | 92 | COM15 | | 1 | 142 | SEG29 | -2562 | |
| 43 | (NC) | -725 | | | 93 | COM14 | | -69 | 143 | SEG30 | -2492 | |
| 44 | VOUT | -855 | | | 94 | COM13 | | -140 | 144 | SEG31 | -2422 | |
| 45 | VOUT | -985 | | | 95 | | | -210 | 145 | SEG32 | -2352 | |
| 40 | | 1045 | | | 96 | | | -280 | 146 | SEG33 | -2282 | |
| 4/ | | 1/45 | | | 9/ | | | -350 | 14/ | 3EG34 | -2211 | |
| 4ð 40 | TEOTIO | 1502 | | | 90 | COMB | | -420 _/01 | 140 | SEGSS | -2141 | |
| 49 50 | TEQT10 | -1003 | ↓ | | 39 100 | | ↓ | -491 | 149 | SEG30 | -2071 | |
| 50 | IESTIZ | -1/13 | • | | 100 | | · · | -301 | 150 | 35631 | -2001 | T I |

13–4

Unit: µm

| 151 SEG38 -1931 -1248 201 SEG88 1579 -1248 251 COM35 5248 152 SEG39 -1860 202 SEG89 1650 253 COM36 253 COM37 254 COM38 255 COM37 204 SEG90 1720 254 COM38 255 COM37 254 COM38 255 COM39 255 COM39 255 COM39 255 COM40 257 COM40 257 COM40 257 COM41 257 COM41 257 COM41 259 257 COM41 259 COM42 259 COM42 257 COM41 259 COM42 259 COM42 259 COM43 209 SEG96 2141 259 COM43 260 COM44 259 COM44 259 COM44 251 COM45 255 COM43 210 SEG97 2211 258 COM42 259 COM44 259 COM44 251 COM45 255 COM44 255 COM45 255 COM45 255 | Y | X | Pin Name | PAD No. | Y | x | Pin Name | PAD No. | | Y | X | Pin Name | PAD No. |
|---|---|-----------|--|---|-----------|--|---|---|--|------------|--|--|---|
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Y -944 -874 -804 -734 -664 -593 -523 -453 -383 -313 -242 -172 -102 -32 38 109 179 249 319 389 460 530 600 670 740 811 881 951 1021 1091 1162 1232 | X 5248 | Pin Name COM35 COM36 COM37 COM38 COM39 COM40 COM41 COM42 COM43 COM44 COM45 COM46 COM47 COM48 COM47 COM48 COM50 COM51 COM52 COM53 COM54 COM55 COM56 COM57 COM58 COM59 COM60 COM61 COM63 COM5 (NC) | PAD No. 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 369 270 271 272 273 274 275 276 277 278 279 280 281 282 | Y 1248 | X1579-1650-1790-1860-1930-2001-2071-2141-2352-2422-2422-2422-262-2632-2703-2773-2843-2913-2983-3054-3124-3194-3264-334-3475-3545-3685-3756-3826-3966-4036-410741774247431743874458452845984668 | Pin Name SEG88 SEG89 SEG90 SEG91 SEG92 SEG93 SEG94 SEG95 SEG96 SEG97 SEG98 SEG99 SEG100 SEG100 SEG101 SEG102 SEG103 SEG104 SEG105 SEG106 SEG107 SEG108 SEG107 SEG108 SEG107 SEG108 SEG107 SEG108 SEG107 SEG108 SEG107 SEG108 SEG109 SEG110 SEG111 SEG112 SEG113 SEG114 SEG121 SEG122 SEG123 SEG124 SEG125 SEG126 SEG127 SEG128 <td>PAD No. 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 245</td> <td></td> <td>Y -1248</td> <td>X -1931 -1860 -1790 -1720 -1650 -1580 -1509 -1299 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1258 -038 -048 -948 -948 -878 -807 -527 -527 -456 -386 -316 -246 -176 -35 35 105 175 246 316 386 456 597 667 737 807 877 948 1018 108</td> <td>Pin Name SEG38 SEG39 SEG40 SEG41 SEG42 SEG43 SEG44 SEG45 SEG46 SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 SEG60 SEG61 SEG62 SEG63 SEG61 SEG62 SEG63 SEG64 SEG65 SEG61 SEG62 SEG63 SEG64 SEG61 SEG62 SEG63 SEG64 SEG65 SEG67 SEG68 SEG70 SEG71 SEG73 SEG74 SEG75 SEG70</td> <td>PAD No. 151 152 153 154 155 156 157 158 160 161 162 163 164 165 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 193 194</td> | PAD No. 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 245 | | Y -1248 | X -1931 -1860 -1790 -1720 -1650 -1580 -1509 -1299 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1229 -1258 -038 -048 -948 -948 -878 -807 -527 -527 -456 -386 -316 -246 -176 -35 35 105 175 246 316 386 456 597 667 737 807 877 948 1018 108 | Pin Name SEG38 SEG39 SEG40 SEG41 SEG42 SEG43 SEG44 SEG45 SEG46 SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 SEG60 SEG61 SEG62 SEG63 SEG61 SEG62 SEG63 SEG64 SEG65 SEG61 SEG62 SEG63 SEG64 SEG61 SEG62 SEG63 SEG64 SEG65 SEG67 SEG68 SEG70 SEG71 SEG73 SEG74 SEG75 SEG70 | PAD No. 151 152 153 154 155 156 157 158 160 161 162 163 164 165 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 193 194 |

5. PIN DESCRIPTION

Power supply pins

| Name | I/O | Description | Number of pins |
|----------------------|--------|---|-------------------|
| Vdd | Supply | Power supply. Connect to MPU power pin Vcc. | 5 |
| Vdd2 | Supply | Externally-input reference power supply for booster circuit. | 3 |
| Vss | Supply | This is a 0V terminal connected to the system GND. | 7 |
| V0, V1, V2 V3, V4 | Supply | Multi-level power supply for LCD drive. The voltages are determined by LCD cell. The voltages should maintain the following relationship : $V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_{SS}$. When on-chip power supply circuit turns on, V0 voltage are generated, and the following voltages are generated to V1 to V4. Either voltage can be selected by LCD bias set command. | 5 |
| | | SED15B1 | |
| | | $ \begin{array}{ c c c c c c c } V_1 & 6/7 \cdot V_0, 8/9 \cdot V_0 \\ V_2 & 5/7 \cdot V_0, 7/9 \cdot V_0 \\ V_3 & 2/7 \cdot V_0, 2/9 \cdot V_0 \\ V_4 & 1/7 \cdot V_0, 1/9 \cdot V_0 \end{array} $ | |

LCD power supply circuit pins

| Name | I/O | Description | Number of pins |
|-------|-----|---|-------------------|
| CAP1+ | 0 | Boosting capacitor positive connection pin. | 2 |
| CAP1- | 0 | Boosting capacitor negative connection pin. | 2 |
| CAP2+ | 0 | Boosting capacitor positive connection pin. | 2 |
| CAP2- | 0 | Boosting capacitor negative connection pin. | 2 |
| CAP3+ | 0 | Boosting capacitor positive connection pin. | 2 |
| CAP4+ | 0 | Boosting capacitor positive connection pin. | 2 |
| Vout | 0 | Booster output. | 4 |
| VR | I | Voltage adjustment pin. Provides Vo voltage using external resistors. When internal resistors are used, this pin cannot be used. | 1 |

System bus connection pins

| Name | I/O | Description | Number of pins |
|---------------|-----|---|-------------------|
| D7 to D0 | I/O | 8-bit bi-directional data bus to be connected to the standard 8-bit or 16-bit MPU data bus. | 8 |
| (SI) (SCL) | | When the serial interface is selected (P/S=LOW) ; D7 : Serial data input (SI) D6 : Serial clock input (SCL) | |
| A0 | I | Control/data flag input. A0=HIGH : The data on D7 to D0 is display data. A0=LOW : The data on D7 to D0 is control data. | 1 |
| CS | I | Chip select input. Data input is enable when \overline{CS} is low. | 1 |
| RES | I | When RES is caused to go low, initialization is executed. A reset operation is performed at the RES signal level. | 1 |

| Pin name | I/O | Description | Number of pins |
|-------------|-----|--|-------------------|
| RD (E) | I | When connected to an 8080-series MPU; This is active-LOW. This pin is connected to the RD signal of the 8080-series MPU. While this signal is low, SED15B1 series data bus is an output status. When connected to an 6800-series MPU; This is active-HIGH. This is used as an enable clock input pin of the 6800-series MPU. | 1 |
| WR (R/W) | I | When connected to an 8080-series MPU; This is active-LOW. This pin is connected to the WR signal of the 8080-series MPU. The signals on the data bus are latched at the rising edge of the WR signal. When connected to an 6800-series MPU; This is the read/write control signal input . R/W=HIGH : Read. R/W=LOW : Write. | 1 |
| C86 | I | MPU interface selection pin. C86=HIGH : 6800-series MPU interface C86=LOW : 8080-series MPU interface | 1 |
| P/S | I | Serial data input/parallel data input selection pin. P/S=HIGH : Parallel data input P/S=LOW : Serial data input The following applies depending on the P/S status : P/S Data/Command Data Read/Write Serial Clock HIGH A0 D7 to D0 RD, WR LOW A0 SI (D7) Write only SCL (D6) In serial mode, no data can be read from DDRAM. When P/S=LOW,D5 to D0 are HZ. D5 to D0 may be HIGH, LOW or Open, and moreover A0, RD, WR, C86 may be HIGH, LOW or Open. | 1 |

LCD driver pins

| Name | I/O | Description | Number of pins |
|-------------------|-----|---|-------------------|
| CL | - | External clock input. When external clock is halted, CL must be LOW. If internal clock (on-chip CR oscillation circuit) is selected, CL connected to VDD. | 1 |
| SEG0 to SEG131 | 0 | LCD segment driver output. | 132 |
| COM0 to COM63 | 0 | LCD common driver output. | 64 |
| COMS | 0 | LCD common driver output for the indicator. When it is not used, it is made open. | 2 |

Test pins

| Name | I/O | Description | Number of pins |
|--------------------|-----|---|-------------------|
| TEST0 to TEST13 | I/O | These are terminals for IC chip testing. TEST1 to TEST4 are recommended to connect to VDD or Vss.The others set to open. | 14 |

Note and caution

• If control signal from MPU is HZ, an over-current may flow through the IC. A protection is required to prevent the HZ signal at the input pins.

6. FUNCTIONAL DESCRIPTION

Microprocessor Interface

Interface type selection

The S1D15B01 series can transfer data via 8-bit bidirectional data buses (D7 to D0) or via serial data input (SI). Through selecting the P/S pin polarity to the HIGH or LOW, it is possible to select either 8-bit parallel data input or 8-bit serial data input as shown in Table 1.

Table 1

| P/S | CS | A0 | RD | WR | C86 | D7 | D6 | D5 to D0 |
|---------------------|----|----|----|-----------------|-----|----|-----|----------|
| HIGH:Parallel Input | CS | A0 | RD | \overline{WR} | C86 | D7 | D6 | D5 to D0 |
| LOW:Serial Input | CS | A0 | - | - | _ | SI | SCL | _ |

-: HIGH, LOW or Open

Parallel interface

When the parallel interface has been selected (P/S=HIGH), then it is possible to connect directly to either an

8080-series MPU or a 6800-series MPU (as shown in Table 2) by selecting C86 pin to either HIGH or LOW.

Table 2

| C86 | CS | A0 | RD | WR | D7 to D0 |
|--------------------------|----|----|----|-----|----------|
| HIGH:6800-series MPU bus | CS | A0 | Е | R/W | D7 to D0 |
| LOW:8080-series MPU bus | CS | A0 | RD | WR | D7 to D0 |

Moreover, the S1D15B01 series identifies the data bus signal according to A0, $\overline{RD}(E)$, $\overline{WR}(R/\overline{W})$ signals, as shown in Table 3.

Table 3

| Common | 6800-series | 8080-series | | Function |
|--------|-------------|-------------|----|-------------------------------|
| A0 | R/W | RD | WR | |
| 1 | 1 | 0 | 1 | Reads the display data |
| 1 | 0 | 1 | 0 | Writes the display data |
| 0 | 0 | 1 | 0 | Writes control data (command) |

Serial interface

When the serial interface has been selected (P/S= LOW), only writing display data and control data is possible by four input signals. The serial data input (SI) and serial clock input (SCL) are enabled when \overline{CS} is low. When chip is not selected, the shift register and counter which compose serial interface are reset.

The serial data is read from the serial data input pin in the rising edge of the serial clocks D7,D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge of the eighth serial clock for the processing.

The A0 input is used to determine whether the serial data input is display data or command data; when A0=HIGH, the data is display data, and when A0=LOW then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active.

Figure 1 is a serial interface signal chart.



Figure 1

* When the chip is not active, the shift registers and the counter are reset to their states.

* Reading is not possible while in serial interface mode.

* Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.

Chip select input

The MPU interface (either parallel or serial) is enabled only when \overline{CS} =LOW.

When the chip select is <u>inactive</u>, <u>D7</u> to D0 enter a high impedance state, and A0, RD and WR inputs are disabled. When the serial interface is selected, the shift register and the counter are reset.

Access to DDRAM and internal registers

In accessing the DDRAM and the internal registers of the S1D15B01 series, the MPU is required to satisfy the only cycle time (tCYC), and is not needed to consider the wait time. Accordingly, it is possible to transfer data at higher speed. In order to realize the higher speed accessing, the S1D15B01 series can perform a type of pipeline processing between LSIs using bus holder of internal data bus when data is sent from/to the MPU. For example, when the MPU writes data to the DDRAM, once the data is stored in the bus holder, then it is written to the DDRAM before the next data write cycle. And when the MPU reads the contents of the DDRAM, the first data read cycle (dummy read cycle) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle. Thus, there is a certain restriction in the DDRAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).



DDRAM and page/column address circuit

The DDRAM stores pixel data for LCD. It is a 65-row (8 page by 8 bit + 1) by 132-column addressable array.



As is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD common direction.





Each pixel can be selected when page address and column address are specified(refer to Figure 5). The MPU issues Page address set command to change the page and access to another page. Page address 8 (D3,D2,D1,D0 = 1,0,0,0) is DDRAM area dedicate to the indicator, and display data D0 is only valid. The DDRAM column address is specified by Column address set command. The specified column address is

automatically incremented by +1 when a Display data read/write command is entered. After the last column address (83H), column address returns to 00H and page address incremented by +1 (refer to Figure 4). After the very last address (column = 83H,page = 8H),both column address and page address return to 00H (column address = 00H, page address = 0H).





The MPU reads from and writes to the DDRAM through the I/O buffer independent of the LCD controller operation. Therefore, data can be written to the DDRAM at the same time as data is being displayed, without causing the LCD to flicker. Furthermore, as is shown in Table 4, Segment driver direction select command can be used to reverse the relationship between the DDRAM column address and segment output. This allows flexible IC layout during LCD module assembly.

Table 4

| Column Address | 00H | 01H | 02H | 81H | 82H | 83H |
|-------------------|--------|--------|--------|----------|--------|--------|
| Normal Direction | SEG0 | SEG1 | SEG2 | SEG129 | SEG130 | SEG131 |
| Reverse Direction | SEG131 | SEG130 | SEG129 | SEG2 | SEG1 | SEG0 |

Line address circuit

The line address circuit specifies the line address (as shown Figure 5) relating to the COM output when the contents of the DDRAM are displayed. The display start line address, what is normally the top line of the display, can be specified by Display start line address set command. And Common driver direction select command can be used to reverse the relationship between the DDRAM line address and common output. For example, as is shown in Table 5, the display start line address corresponds to the COM0 output when the common driver direction is normal, or the COM63 output when common driver direction is reversed.And the display area is followed by the higher number line addresses in ascending order from the display start line address, corresponding to the duty cycle. This allows flexible IC layout during LCD module assembly.

If the display start line address is changed dynamically using the Display start line address set command,then screen scrolling and page swapping can be performed.

Table 5 (at display start line address=1CH)

| Line Address | 1CH | 1DH | 3FH | 00H | 1AH | 1BH |
|-------------------|-------|-------|-----------|-------|-------|-------|
| Normal Direction | COM0 | COM1 | COM35 | COM36 | COM62 | COM63 |
| Reverse Direction | COM63 | COM62 | COM28 | COM27 | COM1 | COM0 |

Display data latch circuit

The display data latch circuit is a latch temporarily stored the display data that is output to the LCD driver circuit from the DDRAM.

Display ON/OFF command, Display normal/reverse

command, and Displayed all points ON/OFF command control only the data within the latch, and do not change the data within the DDRAM.

Display Data RAM

The display data RAM stores pixel data for the LCD. It is a 132-colunm×65-row addressale array as shown in Figure 5.



Figure 5

Oscillation circuit

The S1D15B01 series has a complete on-chip CR oscillation circuit, and its output is used as the display timing signal source.

The on-chip oscillation circuit is available when CL = HIGH.

And the S1D15B01 series is also capable external clock input from CL pin. (When external clock is halted, CL must be LOW.)

Display timing generator circuit

The display timing generator circuit generates the timing signals from the display clocks to the line address circuit

and the display data latch circuit. The display data is latched to the display data latch circuit and is output to the segment drive output pin by synchronizing to the display clocks. The read operation of display data to the liquid crystal drive circuit is completely independent of the access to the display data RAM from MPU. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.

The circuit also generates COM scan signal and the LCD AC signal (FR) from the display clocks. As shown in Figure 6, the FR normally generates the 2- frame AC drive waveforms .



2-frame AC drive waveforms

Figure 6

LCD driver circuits

These are multiplexers outputting the LCD panel driving 4-level signal which level is determined by a combination of display data, COM scan signal, and LCD AC signal

(FR). Figure 7 shows an example of SEG and COM output waveforms.



Figure 7

Power supply circuit

The power supply circuit generates the voltage to drive the LCD panel at low power consumption.

The power supply circuit consists of a booster circuit, voltage regulator circuit, and voltage follower circuit, and is controlled by Power control set command. Using this command, the booster circuit, the voltage regulator circuit, and the voltage follower circuit can be independently turned ON or OFF. In the case of using

S1D15B01D00B* which use a booster circuit, voltage regulator circuit, and voltage follower circuit, every circuit is required to be turnend ON or OFF at the same time by Power control set command. In the case of using S1D15B01D00B*/S1D15B01D02B* which need the external power supply and use part of on-chip power supply circuit, each must be set the appropriate state as shown in the Table 6.

Table 6

| Power supply condition | Product name*2 | Booster circuit | Voltage regulator circuit | Voltage follower circuit | External voltage input | Boosting system pin* ³ |
|---|----------------|--------------------|---------------------------------|--------------------------------|-----------------------------------|--------------------------------------|
| On-chip power supply used | S1D15B01D00B* | ON | ON | ON | Vdd2 | Used |
| Voltage regulator circuit and Voltage follower circuit only | S1D15B01D01B* | OFF | ON | ON | Vout | Open |
| Voltage follower circuit only | S1D15B01D01B* | OFF | OFF | ON | V0=VOUT*4 | Open |
| External power supply only | S1D15B01D02B* | OFF | OFF | OFF | V0=VOUT ^{*4} V1 to V4 | Open |

*1 Combinations other than those shown in above table are possible but impractical.

*2 Chose the appropriate product according to the power supply condition.

*3 The boosting system pin indicates the CAP+, CAP1–, CAP2+, CAP2–, CAP3+, and CAP4+ pin.

*4 Both V0 pin and VOUT pin should be connected to external power supply.

Booster circuit

Using the booster circuit, it is possible to produce Quintuple/Quadruple/Triple/Double boosting of the VDD2-VSS voltage level.

Quintuple boosting :

Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between CAP4+ and CAP2-, between VOUT and VDD2, the potential between VDD2 and Vss is boosted to quintuple toward the positive side and it is output at VOUT pin.

Quadruple boosting :

Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between VOUT and VDD2, and jumper between CAP4+ and VOUT, the potential between VDD2 and Vss is

boosted to quadruple toward the positive side and it is output at VOUT pin.

Triple boosting :

Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between VOUT and VDD2, and jumper between CAP3+, CAP4+ and VOUT, the triple boosted voltage appears at VOUT pin.

Double boosting :

Connect capacitor between CAP1+ and CAP1-, between VOUT and VDD2, open CAP2-, and jumper between CAP2+, CAP3+, CAP4+ and VOUT, the double boosted voltage appears at VOUT pin.

The boosted voltage relationships are shown in Figure 8.



Figure 8

* VDD2 voltage must be set so that VOUT voltage does not exceed the absolute maximum rated value.

* The Capacitance depend on the load of the LCD panel to be driven. Set a value that LCD driver voltage may be stable (reference value = 1.0 to 4.7μ F).

Voltage regulator circuit

The boosting voltage occurring at the VOUT pin is sent to the voltage regulator, and the V0 voltage (LCD driver voltage) is output.

Because the S1D15B01 series has the high-accuracy constant voltage source, the 32-level electronic volume function and the internal resistor for the V0 voltage regulator (= V0-resistor), it is possible to construct a high-accuracy voltage regulator circuit without external component. And V0 voltage can be adjusted by commands only to adjust the LCD contrast.

(A) When the V0-resistor is used.

Through the use of the V0-resistor and the electronic volume function, V0 voltage can be controlled by commands only (without adding any external resistors). The V0 voltage can be calculated using the following

equations within the range of $V_0 < V_{OUT}$.

 $V_0 = (1 + Rb/Ra) \cdot V_{EV}$

VEV = $(1-\alpha/200) \cdot VREG$ (Equation A-1) VREG is the on-chip constant voltage as shown in Table 7 at Ta=25°C.

Table 7

| Model | VREG | Thermal Gradient |
|---------------|------|------------------|
| S1D15B01***** | 1.3V | –0.05%/°C |



Figure 9

 α is a value of the electronic volume, and can be set to one of 32-states by Electronic volume command setting the 5-bit data in the electronic volume register. Table 8 shows the value of α .

Table 8

| D4 | D3 | D2 | D1 | D0 | α |
|----|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 31 |
| 0 | 0 | 0 | 0 | 1 | 30 |
| 0 | 0 | 0 | 1 | 0 | 29 |
| | | : | | | : |
| | | : | | | : |
| 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

| Rb/Ra is the Vo-resistor ratio, and can be set to one of |
|---|
| 7-states by Vo-resistor ratio set command setting the 3- |
| bit data in the Vo-resistor ratio register. Table 9 shows |
| the value of (1+Rb/Ra) ratio (reference value). |

| Та | b | le | 9 |
|----|---|----------|---|
| | | . | • |

| | | | 1+Rb/Ra |
|----|----|----|--------------------------------|
| D3 | D2 | D1 | S1D15B01 |
| 0 | 0 | 0 | 5.60 |
| 0 | 0 | 1 | 5.86 |
| 0 | 1 | 0 | 6.15 |
| 0 | 1 | 1 | 6.46 |
| 1 | 0 | 0 | 6.81 |
| 1 | 0 | 1 | 7.20 |
| 1 | 1 | 0 | 7.64 |
| 1 | 1 | 1 | External resistor can be used. |

Figure 10 shows V0 voltage measured by V0-resistor ratio and electronic voltage at Ta=25°C.



<Setup example>

When selection Ta= 25° C and V0=7V for S1D15B01 series on which temperature gradient= $-0.05\%/^{\circ}$ C. Using Figure 10 and equation A-1, the following setup is enabled.

Table 10

| Commands | Register | | | | | | | |
|-----------------------|----------|----|----|----|----|----|----|----|
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Vo-resister ratio set | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| Electronic volume | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

In this case, the variable range and the notch width of the V0 voltage is shown as Table 11, as dependent on the electronic volume.

Table 11

| Vo | Min. | Тур. | Max. | Units |
|-------------------------------|------------|------------------|-----------|-------------|
| Variable range Notch width | 6.44[α=31] | 7.05[α=15] 37 | 7.62[α=0] | [V] [mV] |

(B) When external resistors are used. (1)

(The V0-resistor is not used.)

The V0 voltage can also be set without using the V0-resistor by adding resistors Ra' and Rb' between VSs and VR, and between VR and V0, respectively. In this case, the electronic volume command makes it possible to adjust the contrast of the LCD by controlling V0 voltage. In the range where V0 < V0UT, the V0 voltage can be calculated using equation

B-1 based on the external resistors Ra' and Rb'.

```
V_0=(1+Rb'/Ra')\bullet V_{EV}
V_{EV}=(1-\alpha/200)\bullet V_{REG} (Equation B-1)
```

VREG is the on-chip constant voltage as shown in Table 8 at Ta=25°C.



Figure 11

<Setup example>

When selection Ta=25°C and V0=11V for S1D15B01 series on which temperature gradient=-0.05%/°C. The central value of the electronic volume register is (D5, D4, D3, D2, D1, D0)=(1, 0, 0, 0, 0,), that is α =15. So, according to equation B-1 and VREG=1.3V, the Rb'/Ra' is shown as follows.

 $V_0 = (1 + Rb'/Ra') \bullet (1 - \alpha/200) \bullet V_{REG}$ 11V = (1 + Rb'/Ra') \u00e9 (1 - 15/200) \u00e9 1.3V (Equation B-2)

Moreover, when the value of the current running through Ra' and Rb' is set to 5 μ A,

 $Ra'+Rb'=2.2M\Omega$ (Equation B-3)

Consequently, by equation B-2 and B-3,

Rb'+Ra'=8.15 Ra'=240kΩ Ra'=1960kΩ

In this case, the variable range and the notch width of the V0 voltage is, as shown Table 12, as dependent on the electronic volume.

Table 12

| Vo | Min. | Тур. | Max. | Units |
|-------------------------------|-------------|------------------|-----------|-------------|
| Variable range Notch width | 10.01[α=31] | 11.0[α=15] 59 | 11.9[α=0] | [V] [mV] |

(C) When external resistors are used. (2)

(The Vo-resistor is not used.)

When the external resistors described above are used, adding a variable resistor as well make it possible to perform fine adjustments on Ra' and Rb', to set the V0 voltage. In this case, the electronic volume function makes it possible to control the V0 voltage by commands to adjust the LCD contrast. In the range where V0<V0UT the V0 voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistors) and R3 settings, where R2 can be subjected to fine adjustments (Δ R2).

 $V_0 = \{1 + (R3 + R2 - \Delta R2)/(R1 + \Delta R2)\} \bullet V_{EV}$

={1+(R3+R2- Δ R2)/(R1+ Δ R2)}•(1- α /200)•VREG

 $[:: VEV = (1 - \alpha/200) \bullet VREG]$ (Equation C-1)





<Setup example>

When selection Ta=25°C and V0=5V to V0=9V (using R2) for S1D15B01 series on which temperature gradient=-0.05%/°C.

The central value of the electronic volume register is (D5, D4, D3, D2, D1, D0)=(1, 0, 0, 0, 0,), that is α =15. So, according to equation C-1 and VREG=1.3V, the R1, R2, R3, are shown as follows. (when Δ R2=0 Ω at V0=9V and Δ R2=R2 at V0=5V)

| $9V = \{1+(R3+R2)/R1\} \bullet (1-15/200) \bullet 1.3V$ | (Equation C-2) |
|---|----------------|
| $5V = \{1+R3/(R1+R2)\} \bullet (1-15/200) \bullet 1.3V$ | (Equation C-3) |

Moreover, when the value of the current running through V0 and Vss is set to 5 µ A at V0=7V (central value),

 $R1+R2+R3=1.4M\Omega$ (Equation C-3)

With this, according to equation C-2, C-3 and C-4,

R1=187k Ω R2=150k Ω R3=1063k Ω

In this case, if V₀ is set to 7V as central value, $\Delta R2$ becomes 53k Ω And, the variable range and the notch width of the V₀ voltage is, as shown Table 13, as dependent on the electronic volume. ($\Delta R2=53k\Omega$)

Table 13

| Vo | Min. | Тур. | Max. | Units |
|-------------------------------|------------|-----------------|-----------|-------------|
| Variable range Notch width | 6.41[α=31] | 7.0[α=15] 37 | 7.58[α=0] | [V] [mV] |

* When the V0-resistor or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from VOUT when the Booster circuit is OFF.

* The VR terminal is enabled only when the V0-resistor is not used. When the V0-resistor is used, then the VR terminal is left open.

* Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.

Voltage Follower Circuit

The V0 voltage is divided to generate the V1, V2, V3 and V4 voltages by on-chip resistor circuit. And the V1, V2, V3 and V4 voltages are impedance-converted by voltage follower, and provide to LCD driver circuit. LCD bias ratio can be selected by LCD bias set command which is 1/7 bias or 1/9 bias for S1D15B01 series.

Power supply turn off sequence

Only S1D15B01D00B* which is used as on-chip power supply LCD driver, has the faculty of VOUT shorts to VDD2 when the RES pin is LOW, and V0 shorts to VSS when the RES pin is LOW or reset command is issued. When the on-chip power supply is turned off, it is recommended to be the RES pin is LOW., for the purpose of the electric discharge on the LCD panel.

S1D15B01D00B*/S1D15B01D02B* which is used as external power supply LCD driver, don't have such a discharge faculty, so that VOUT and V0 need to short to VSS, when the external power supply turn off or power saver. See the section on the Command Description for details.

S1D15B01 Series

Reference Circuit Examples

Figure 13 ~ 18 shoes reference circuit examples.

- (1) When used all of the booster circuit, voltage regulator circuit and V/F circuit [S1D15B01D00B*]
- (1) Use the voltage regulator with V0-resistor (Example where VDD=VDD2, with 5 × boosting)



(2) When used only the voltage regulator circuit and V/F circuit [S1D15B01D01B*]

- gane re

(1) Use the voltage regulator with V0-resistor

② Use the voltage regulator with external resistor

(2) Use the voltage regulator with external resistor

(Example where VDD=VDD2, with 5 × boosting)








Figure 17

Figure 18

Example of shared reference settings When V0 can vary between 8 and 12V

| ltem | Set value | Units |
|------|-----------|-------|
| C1 | 1.0 ~ 4.7 | μF |
| | Figure 14 | |

* Because the VR terminal input impedance is high, use short leads and shield lines.

(4) When the on-chip power supply is not used [S1D15B01D02B*]

Reset Circuit

When $\overline{\text{RES}}$ pin goes low, or when Reset command is used, this LSI is initialized.

Initialized states :

- Serial interface internal shift register and counter clear
- Power saver mode is entered.
 - Oscillation circuit is stopped.
 - The LCD power supply circuit is stopped.
 - Display OFF
 - Display all points ON
 - Segment/common driver outputs go to the Vss level.
- Display normal
- Page address=0H
- Column address=00H
- Display start line address=00H
- Segment driver direction = normal
- Common driver direction = normal
- · Read modify write OFF
- Power control register (D2, D1, D0) = (0, 0, 0)
- *1 This faculty is available only S1D15B01D00B*.
- *² This faculty is not available by reset command, it is abailable only when hard reset : RES=LOW is active.

- V0-resistor ratio register (D2, D1, D0) = (0, 0, 0)• Electronic volume register (D4, D3, D2, D1, D0) =
- (1, 0, 0, 0, 0)
- LCD power supply bias ratio = 1/7 bias
- Test mode is released.
- V0 is shorted to Vss *1
- VOUT is shorted to VDD2 *1*2

When reset is detected, this LSI is set to above initialized states. However it has no effect on contents of DDRAM. As seen in "Microprocessor Interface (Reference Example)", connect $\overline{\text{RES}}$ pin to the reset pin of the MPU and initialize the MPU at the same time. The initialization by $\overline{\text{RES}}$ pin is always required during power-on. If the control signal from MPU is HZ, an overcurrent may flow through the LSI. A protection is required to prevent the HZ signal at the input pin during power-on. In case the S1D15B01 series does not use the on-chip

LCD power supply circuit, RES pin must be HIGH

when the external LCD power supply is turned on.

7. COMMAND DESCRIPTION

The S1D15B01 series identifies the data bus by a combination of A0, \overline{RD} (E), \overline{WR} (R/W) signals.

In the 8080-series MPU interface, the command is activated when a low pulse is input to $\overline{\text{RD}}$ pin for reading and when a low pulse is input to $\overline{\text{WR}}$ pin for writing. In the 6800-series MPU interface, the S1D15B01 series enters a read mode when a high level is input to $\overline{\text{R/W}}$ pin and a write mode when a low level is input to $\overline{\text{R/W}}$ pin, and the command is activated when a high pulse is input to $\overline{\text{E}}$ pin. Therefore, in the command explanation and command table, the 6800-series MPU interface is different from the 8080-series MPU interface in that $\overline{\text{RD}}$ (E) becomes "1 (H)" in Display data read command. And when the serial interface is selected, the data is input in sequence starting with D7. Taking the 8080 series MPU interface as an axample, commands will be explained below.

Taking the 8080-series MPU interface as an example, commands will be explained below.

Explanation of commands

(1) Display ON/OFF

This command turns the display ON and OFF.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|---------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | Display OFF Display ON |

When the Display OFF command is executed when in the Display all points ON mode, Power saver mode is entered. See the section on the Power saver for details.

(2) Display normal/reverse

This command can reverse the lit and unlit display without overwriting the contents of the DDRAM.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|----|--|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Normal:DDRAM Data HIGH =LCD ON voltage Reverse:DDRAM Data LOW =LCD ON voltage |

(3) Display all points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the DDRAM. Even when this is done, the DDRAM contents are maintained. This command takes priority over the Display normal/reverse command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|--|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Normal display mode Display all points ON |

When the Display all points ON command is executed when in the Display OFF mode, Power saver mode is entered. See the section on the Power saver for details.

(4) Page address set

This command specifies the page address of the DDRAM (refer to Figure 5).

Specifying the page address and column address enables to access a desired bit of the DDRAM. After the last column address (83H), page address incremented by +1 (refer to Figure 4). After the very last address (column = 83H, page = 8H), page address return to 0H.

Page address 8H is the DDRAM area dedicate to the indicator, and only D0 is valid for data change. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
|----|---------|-----------|----|----|----|----|-----------------------|-----------------------|-----------------------|-----------------------|---------------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 0 0 0 1 | 0 0 : 1 0 | 0 0 1 1 0 | 0 1 0 1 0 | 0H 1H 2H : 7H 8H |

(5) Column address set

This command specifies the column address of the DDRAM (refer to Figure 5).

The column address is split into two sections (the upper 4-bits and lower 4-bits) when it is set (fundamentally, set continuously).

Each time the DDRAM is accessed, the column address automatically increments by +1, making it possible for the MPU to continuously access to the display data. After the last column address (83H) ,column address returns to 00H (refer to Figure 4).

| A0 | E RD | R/₩ WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|----|---------|-----------|----|----|----|--------|----------|----------|----------|----------|--|
| 0 | 1 | 0 | 0 | 0 | 0 | 1 0 | A7 A3 | A6 A2 | A5 A1 | A4 A0 | Upper bit address Lower bit address |
| | | | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00H |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01H |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
| | | | | | | | : | | | | : |
| | | | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 82H |
| | | | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 83H |

See the function explanation in "DDRAM and page/column address circuit", for detail.

(6) Display start line address set

This command is used to specify the display start line address of the DDRAM (refer to Figure 5).

If the display start line address is changed dynamically using this command, then screen scrolling, page swapping can be performed.

See the function explanation in "Line address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
|----|---------|-----------|----|----|-------------|-------------|-------------|-------------|-------------|-------------|-------------------|
| 0 | 1 | 0 | 0 | 1 | 0 0 0 | 0 0 0 | 0 0 0 | 0 0 0 | 0 0 1 | 0 1 0 | 00H 01H 02H |
| | | | | | 1 1 | 1 1 | : 1 1 | 1 1 | 1 1 | 0 1 | : 3EH 3FH |

(7) ADC Select (Segment driver direction select)

This command can reverse the correspondence between the DDRAM column address and the segment driver output. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|-------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Normal Reverse |

(8) Common driver direction select

This command can reverse the correspondence between the DDRAM line address and the common driver output. See the function explanation in "Line address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|--------|----|----|----|-------------------|
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | Normal Reverse |

*Disabled bit

(9) Display data read

This command reads 8-bit data from the specified DDRAM address. Since the column address is automatically incremented by +1 after each read ,the MPU can continuously read multiple-word data. One dummy read is required immediately after the address has been set. See the function explanation in "Access to DDRAM and internal registers" and "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|------|--------|----|----|----|
| 1 | 0 | 1 | | | | Read | l Data | | | |

(10) Display data write

This command writes 8-bit data to the specified DDRAM address. Since the column address is automatically incremented by +1 after each write ,the MPU can continuously write multiple-word data. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|-------|------|----|----|----|
| 1 | 1 | 0 | | | | Write | Data | | | |

(11) Read modify write

This command is used paired with End command. Once this command is issued, the column address is not incremented by Display data read command, but is incremented by Display data write command. This mode is maintained until End command is issued. When End command is issued, the column address returns to the address it was at when Read modify write command was issued. This function makes it possible to reduce the MPU load when there are the data to change repeatedly in a specified display region, such as blinking cursor.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

*When End command is issued, only column address returns to the address it was at when Read modify write command was issued, but page address does not return. Consequently, Read modify Write mode cannot be used over pages.

*Even if Read modify write mode, other commands besides Display data read/write can also be used. However, Column address set command cannot be used.



The sequence for cursor display

Figure 19

(12) End

This command releases the Read modify write mode, and returns the column address to the address it was when Read modify write command was issued .



Figure 20

(13) Power control set

This command sets the on-chip power supply function ON/OFF. See the function explanation in "Power supply circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Mode |
|----|---------|-----------|----|----|----|----|----|--------|--------|--------|---|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 1 | | | Booster : OFF Booster : ON |
| | | | | | | | | | 0 1 | | Voltage regulator : OFF Voltage regulator : ON |
| | | | | | | | | | | 0 1 | Voltage follower : OFF Voltage follower : ON |

(14) Vo-resistor ratio set

This command sets the internal resistor ratio "Rb/Ra" for the V0 voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb/Ra: Vo voltage |
|----|---------|-----------|----|----|----|----|----|----|----|----|--------------------------------|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | SMALL LOW |
| | | | | | | | | 0 | 0 | 1 | |
| | | | | | | | | 0 | 1 | 0 | |
| | | | | | | | | 0 | 1 | 1 | $\downarrow \qquad \downarrow$ |
| | | | | | | | | 1 | 0 | 0 | |
| | | | | | | | | 1 | 0 | 1 | |
| | | | | | | | | 1 | 1 | 0 | LARGE HIGH |
| | | | | | | | | 1 | 1 | 1 | External resistor mode |

(15) Electronic volume

This command sets a value of electronic volume " α " for the V₀ voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | α | : Vo voltage |
|----|---------|-----------|----|----|----|----|----|--------------|----|----|--------------|--------------|
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 31 | LOW |
| | | | | | | 0 | 0 | 0 | 0 | 1 | | |
| | | | | | | 0 | 0 | 0 | 1 | 0 | | |
| | | | | | | | | \downarrow | | | \downarrow | \downarrow |
| | | | | | | 1 | 1 | 1 | 1 | 0 | | |
| | | | | | | 1 | 1 | 1 | 1 | 1 | 0 | HIGH |

(16) LCD bias set

This command selects the voltage bias ratio required for the LCD. This command is enabled when the voltage follower circuit operates.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Bias S1D15B01 |
|----|---------|-----------|----|----|----|----|----|----|----|--------|----------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | 1/9 bias 1/7 bias |

(17) Power saver

When the display all points ON command is executed when in the display OFF mode, power saver mode is entered, and the power consumption can be greatly reduced.



Figure 21

This mode stops every operation of the LCD display system, and can reduce current consumption nearly to a static current value if no access is made from the MPU. The internal states in the power saver mode is as follows:

- The oscillation circuit is stopped.
- The LCD power supply circuit is stopped.
- The LCD driver circuit is stopped and segment/common driver outputs output the Vss level.
- The display data and operation mode before execution of the Power saver command are held, and the MPU can access to the DDRAM and internal registers.

(18) Reset

This LSI is in initialized by this command. And when S1D15B01D00B* is used, V0 is shorted to VSS. (Only when $\overline{\text{RES}}$ = LOW, VOUT is shorted to VSS. So VOUT is not shorted to VSS by this commands.) See the function explanation in "Reset circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

(19) NOP

Non-operation command

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

(20) Test

This is a command for LSI chip testing. Please do not use. If the test command is issued by accident, it can be cleared by applying an LOW signal to the $\overline{\text{RES}}$ pin, or by issuing the Reset command or the Display ON/OFF command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|---------|-----------|----|----|----|----|------|--------|-----|----|
| 0 | 1 | 0 | 1 | 1 | * | 1 | * | * | * | * |
| | | | | | | | * Di | sabled | bit | |

(Note):

The S1D15B01 series chip maintain their operating modes ,but excessive external noise, etc., may happen to change them. Thus in the packaging and system design it is necessary to suppress the noise or take measures to prevent the noise. Moreover, it is recommended that the operating modes are refreshed periodically to prevent the effects of unanticipated noise.

Command Table

Table 14

| | | | | | | Со | de | | | | | | |
|------|---|----|----|----|----|----|----|-------------|-------------|--------------|-------------|--------|--|
| | Command | A0 | XR | XW | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function |
| (1) | Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | LCD display 0:OFF, 1:ON |
| (2) | Display normal/reverce | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 | LCD display 0:normal, 1:reverce |
| (3) | Display all points ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | LCD display 0:normal display, 1:all points ON |
| (4) | Page address set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | ado | lress | ; | | Sets the DDRAM page address |
| (5) | Column address set Upper 4-bit address | 0 | 1 | 0 | 0 | 0 | 0 | 1 | ado | lress | ; | | Sets the DDRAM column address |
| | Column address set Lower 4-bit address | 0 | 1 | 0 | 0 | 0 | 0 | 0 | ado | lress | ; | | |
| (6) | Display start line address set | 0 | 1 | 0 | 0 | 1 | | ado | lress | 6 | | | Sets the DDRAM display start line address. |
| (7) | Segment driver directuin select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Sets the correspondence between the DDRAM column address and the SEG driver output. 0:normal, 1:reverse |
| (8) | Common driver direction select | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | Sets the correspondence between the DDRAM line address and the COM driver output. 0:normal, 1:reverse |
| (9) | Display data read | 1 | 0 | 1 | | | Re | ad d | ata | | | | Reads from the DDRAM. |
| (10) | Display data write | 1 | 1 | 0 | | | Wr | ite d | ata | | | | Writes to the DDRAM. |
| (11) | Read modify write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Column address increment at write:+1, at read:0. |
| (12) | End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases Read modify write mode. |
| (13) | Power control set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | Ope mod | erati de | ing | Sets the on-chip power supply circuit operating mode. |
| (14) | Vo-resistor ratio set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Res ratio | sistc o | or | Sets the Vo-resistor ratio value. |
| (15) | Electronic volume | 0 | 1 | 0 | 1 | 0 | 0 | Ele valu | ctror Je | nic vo | olun | ne | Sets the electronic volume value. |
| (16) | LCD bias set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | Sets the LCD drive voltage bias ratio. S1D15B01 0:1/9bias, 1:1/7bias |
| (17) | Power saver | - | - | - | - | - | - | - | - | - | - | - | Compound command of Display OFF and Display all points ON |
| (18) | Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Internal reset |
| (19) | NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | Non-operation |
| (20) | Test | 0 | 1 | 0 | 1 | 1 | * | 1 | * | * | * | * | IC test command. Do not use. |

(Note)*:disabled bit

8. COMMAND SETTING

Instruction Setup of S1D15B01D00B* : Reference

(1) Initialization



Notes: Refer to respective sections or paragraphs listed below

- *1: Description of Timing characteristics; Notes for Power on Sequence
- *2: Description of functional; Reset Circuit
- *3: 7.Command Description; Display normal/reverse
- *4: 7.Command Description; Segment driver direction select
- *5: 7.Command Description; Common driver direction select
- *6: 7.Command Description; LCD bias set
- *7: Description of functions; Power supply circuit & Command description; Vo-resistor ratio set
- *8: Description of functions; Power supply circuit & Command description; Electronic volume
- *9: 7.Command Description; Power saver
- *10: Description of functions; Power supply circuit & Command description; Power control set

(2) Data display



Notes: Reference items

- *11: 7.Command Description; Display start line address set
- *12: 7.Command Description; Page address set
- *13: 7.Command Description; Column address set
- *14: 7.Command Description; Display data write
- *15: 7.Command Description; Display ON/OFF

(3) Power OFF *16



Notes: Reference items

*16: After turning OFF the internal power supply, turn OFF the power supply of this IC. (Function Description; Power supply circuit)

When the power of this IC is turned OFF with the internal power supply is held in the ON status, since the where the voltage is supplied, even though an only little, to on chip LCD drive circuit is still continued, it is featured to ill affect the display quality of the LCD panel. To avoid this, be sure to observe the power OFF sequence strictly.

- *17: 7.Command Description: Power saver
- *18: It is recommended to be $\overline{\text{RES}}$ pin=LOW. Only if it is not possible to be $\overline{\text{RES}}$ pin=LOW, as reset command.
- *19: Set the time tL from reset active to turning off the VDD2/VDD power, longer then the time tH when the potential of V0 ~ V4 becomes below the threshold voltage (approximately 1V) of the LCD panel. (tL > tH) If tL < tH, an irregular display may occur.

Refer to the < Reference Data > as below. When tH is too long, insert a resis for between V0 and Vss to reduce it.

<Reference Data>

Condition: VDD=VDD2=1.8V, Quintuple boosting, Boosting Capacitance 1 µ F,

Set the V0 voltage to 8V

tH (μ s) is calculated the following equation.

- $tH=tH0\times V0+\Delta tH\times CL\times V0$
 - CL :The capacitance of LCD panel connected between V0 and Vss
 - tH0 :tH at the CL=0
 - Δ tH :tH when the V0 drops 1V per the CL=1pF.

This is reference data, so it is needed to estimate a real LCD module since tH is depends on the VDD/VDD2 voltage and the capacitance of LCD panel.

(1) In case of $\overline{\text{RES}}$ pin=LOW



S1D15B01D00B* has the discharge faculty that is shorted VOUT to VDD2, when RES pin=LOW. As tH0=70(µs/V), Δ tH=0.079(µs/V/nF) by measurement, tH is calculated as follows, when V0=7V and CL=100pF. tH=tH0×V0+Δ tH×CL×V0=70×7+0.079×100×7=545µs

(2) In case of reset command



Vout is not shorted to VDD2 by reset command, so th is longer than the case of $\overline{\text{RES}}$ pin=LOW. As th0=175(μ s/V), Δ tH=0.23(μ s/V/nF) by measurement, th is calculated as follows, when V0=7V and CL=100pF. tH=th0×V0+ Δ tH×CL×V0=175×7+0.23×100×7=1386 μ s

(3) Refresh

It is recommended that the operating modes and display contents be refreshed periodically to prevent the effect of unexpected noise.



Notes: Reference items

*20: 7.Command description; Display ON/OFF

9. ABSOLUTE MAXIMUM RATING

Unless otherwise noted, Vss = 0V.

Table 15

| Parameter | | Symbol | Conditions | Unit |
|--------------------------|--------------------|----------------|-----------------|------|
| Power supply voltage (1) | | Vdd | -0.3 to 7.0 | V |
| Power supply voltage (2) | | Vdd2 | -0.3 to 7.0 | V |
| | Double boosting | | -0.3 to 7.0 | |
| | Triple boosting | | -0.3 to 6.0 | |
| | Quadruple boosting | | -0.3 to 4.5 | |
| | Quintuple boosting | | -0.3 to 3.6 | |
| Power supply voltage (3) | | V0, VOUT | -0.3 to 18.0 | V |
| Power supply voltage (4) | | V1, V2, V3, V4 | -0.3 to Vo | V |
| Input voltage | | Vin | -0.3 to VDD+0.3 | V |
| Output voltage | | Vo | -0.3 to VDD+0.3 | V |
| Operating temperature | | Topr | -40 to 85 | °C |
| Storage temperature | ТСР | Tstr | -55 to 100 | °C |
| | Bare chip | | -55 to 125 | |



Notes and Conditions

- 1. Voltage $V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_{SS}$ must always be satisfied.
- 2. If the LSI exceeds its absolute maximum rating, it may be damage permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, a malfunction of the LSI may be caused and LSI reliability may be affected.

10. ELECTRICAL CHARACTERISTICS

DC Characteristics

| Table 16 | | | Vss=0V, VDD=3V±10%, Ta=-40 to 85°C unless otherwise noted | | | | | | | | |
|-------------------------|------------------------|--------|---|---------|------|---------|------|------------------|--|--|--|
| lte | em | Symbol | Condition | Min. | Тур. | Max. | Unit | Pin used | | | |
| Power voltage(1) | Recommended operation | Vdd | (Relative to Vss) | 1.8 | _ | 3.6 | V | Vdd *1 | | | |
| | Operational | | | 1.7 | _ | 5.5 | V | | | | |
| Power voltage(2) | Recommended operation | Vdd2 | (Relative to Vss) | 1.8 | - | 3.6 | V | Vdd2 *1 | | | |
| | Operational | | | 1.7 | _ | 5.5 | | | | | |
| | Booster circuit | - | Double boosting | 3.0 | _ | 5.5 | | | | | |
| | operatinal | | Triple boosting | 2.0 | _ | 5.0 | | | | | |
| | voltage | | Quadruple boosting | 1.7 | _ | 4.0 | | | | | |
| | | | Quintuple boosting | 1.7 | _ | 3.0 | | | | | |
| Voltage reg operatio | gulator nal voltage | Vout | (Relative to Vss) | 6.0 | - | 16.0 | V | Vout | | | |
| Voltage fol | lower | Vo | | 4.5 | _ | 16.0 | | Vo *2 | | | |
| operatio | nal voltage | V1, V2 | | 0.6×V0 | _ | V0 | V | V1,V2 | | | |
| | | V3, V4 | | Vss | _ | 0.4×V0 | | V3,V4 | | | |
| Reference | voltage | Vreg | Ta=25°C | 1.26 | 1.30 | 1.34 | V | *3 | | | |
| High-level | input voltage | Vін | | 0.8×Vdd | - | Vdd | V | *4 | | | |
| Low-level i | nput voltage | Vil | | Vss | - | 0.2×Vdd | V | | | | |
| High-level | output voltage | Vон | Іон=-0.5mA | 0.8×Vdd | - | Vdd | V | *5 | | | |
| Low-level of | output voltage | Vol | lo∟=0.5mA | Vss | _ | 0.2×Vdd | V | | | | |
| Input leaka | ige current | L | | -1.0 | — | -1.0 | μΑ | *6 | | | |
| Output leal | kage current | Ilo | | -3.0 | - | -3.0 | μΑ | *7 | | | |
| LCD driver | ON resistance | Ron | Vo=8V Ta=25°C | | 2.0 | 5.0 | kΩ | SEGn, COMn *8 | | | |
| Static curre consum | ent otion | Iddq | Ta=25°C | - | 0.01 | 5 | μA | Vdd, Vdd2 | | | |
| | | Ιοα | V0=16V Ta=25°C | - | 0.01 | 15 | μA | V5 | | | |
| Input termi capacita | nal Ince | CIN | f =1MHz Ta=25°C | | 20 | 35 | pF | | | | |
| Oscillation | frequency | fosc | Ta=25°C | 4.55 | 5.2 | 5.85 | kHz | *9 | | | |

Relationship between oscillation frequency fosc and frame rate frequency fFR : fFR = fosc/65Relationship between external clock (CL) frequency fCL and frame rate frequency fFR : fFR = fcL/8/65

Current consumption

Dynamic current consumption (1) : During display, when the internal power supply circuit is OFF (external power supply is used).

| Table 17Dis | splay Pattern | OFF Ta=25°C | | | | | |
|--------------|---------------|-------------------------|------|------|------|------|-------|
| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
| S1D15B01**** | lo(1) | VDD=VDD2=2.7V, V0=8.0V | - | 20 | 33 | μA | *10 |
| | | VDD=VDD2=2.7V, V0=11.0V | _ | 29 | 48 | | |

Table 18Display Pattern CheckerTa=25°C

| ltem | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
|--------------|--------|-------------------------|------|------|------|------|-------|
| S1D15B01**** | lo(1) | VDD=VDD2=2.7V, V0=8.0V | - | 24 | 40 | μA | *10 |
| | | VDD=VDD2=2.7V, V0=11.0V | _ | 33 | 55 | | |

Dynamic current consumption (2) : During display, when the internal power supply circuit is ON.

Table 19Display Pattern OFFTa=25°C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
|---------------|-----------------|--|------|------|------|------|-------|
| S1D15B01***** | IDD+IDD2 (2) | VDD=VDD2=2.7V, V0=8.0V Triple boosting | _ | 75 | 125 | μΑ | *9 |
| | | VDD=VDD2=2.7V, V0=8.0V Quadruple boosting | - | 96 | 160 | | |
| | | VDD=VDD2=2.7V, V0=8.0V Quadruple boosting | _ | 119 | 198 | | |

Table 20Display Pattern CheckerTa=25°C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
|---------------|-----------------|--|------|------|------|------|-------|
| S1D15B01***** | IDD+IDD2 (2) | VDD=VDD2=2.7V, V0=8.0V Triple boosting | - | 86 | 143 | μΑ | *9 |
| | | VDD=VDD2=2.7V, V0=8.0V Quadruple boosting | _ | 110 | 183 | | |
| | | VDD=VDD2=2.7V, V0=8.0V Quadruple boosting | _ | 136 | 227 | | |

| Table 21 | Power saver |
|----------|-------------|
|----------|-------------|

Ta=25°C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
|--------------|--------|-----------------------|------|------|------|------|-------|
| S1D15B01**** | IDD(2) | VDD=VDD2=1.7V to 3.6V | _ | 0.01 | 5 | μÂ | *9 |

Reference data

Dynamic current consumption (1) : During display, when the internal power supply circuit is OFF (external power supply is used).

Conditions : Internal power supply OFF. External supply in use. $V_0=8.0V$, Display pattern : OFF, Ta=25°C



Conditions : Internal power supply OFF. External supply in use. V0=8.0V, Display pattern : Checker, Ta=25°C



Dynamic current consumption (2): During display, when the internal power supply circuit is ON.

```
Conditions : Internal power supply ON.
V0=8.0V, Display pattern : OFF, Ta=25°C
```





Conditions : Internal power supply ON. V0=8.0V, Display pattern : Checker, Ta=25°C



Figure 27

Dynamic current consumption (3) : During access and display (Checker pattern is constantly written at fCYC and displayed), when the on-chip power supply circuit is ON.



Figure 28

VDD, VDD2 and V0 (VOUT) operation voltage range

(1) S1D15B01D00B*

1 VDD=VDD2

In the range of VDD=VDD2<3.2V, the maximum V0 voltage is determined by VOUT voltage of the quintuple boosting. It is necessary to keep VOUT > V0 for preventing irregular display. The voltage of |VOUT - V0| is determined by LCD panel, so it is recommended to check the actual LCD module and set them.







(2) S1D15B01D01B*

If VDD=VDD2, the operating range of VDD/VDD2 is $1.7V \le VDD=VDD2 \le 4.5V$. And if VDD<VDD2, the operating range of VDD/VDD2 is $1.7V \le VDD \le VDD2 \le 3.6V$

① Eternal voltage : VOUT

In this case, the relationship between VOUT and VDD/VDD2 is required as shown in Figure 31.







(3) S1D15B01D02B*
Eternal voltage: V0, V1 to V4
In this case, V0 operating range is same as Figure 32, and V0≥V1≥V2≥V3≥V4≥Vss is required.

- *1. Though the wide range of operating voltage is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage during being accessed from MPU.
 This VDD, VDD2 operational voltage range (1.7V to 5.5V) is in case of VDD=VDD2. If VDD≠VDD2, it becomes to be 1.7V≤VDD<VDD2≤3.6V.
- *2. VDD, VDD2 and V0 operating voltage range is shown in Figure.
- *3. VREG is internal constant voltage source for V0 voltage regulator circuit.
- *4. D7 (SI), D6 (SCL), D5 to D0, A0, CS, RES, RD (E), WR (R/W), C86, P/S and CL pins
- *5. D7 to D0 pins
- *6. A0, \overline{CS} , \overline{RES} , \overline{RD} (E), \overline{WE} (R/ \overline{W}), C86, P/S and CL pins
- *7. D7 (SI), D6 (SCL) and D5 to D0 pins
- *8. Resistance value when 0.1V is applied between the output pin SEGn or COMn and each power supply pin (V0, V1, V2, V3, V4, VSS). This is specified in the "Voltage follower operating voltage" range. RoN = $0.1V/\Delta I$ (ΔI : Current flowing when 0.1V is applied between that output pin and those power supply pin).
- *9. Current that each IC unit consumes. It does not include the current of the LCD panel capacity, wiring capacity, etc.

Timing Characteristics



System Bus Read/Write Characteristics 1 (For the 8080-series MPU)

Table 22

[VDD=4.5V to 5.5V, Ta=-40 to 85°C]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------------------|----------|---------------|-----------|------|------|-------|
| Address hold time | A0 | tah8 | | 0 | - | ns |
| Address setup time | | tAW8 | | 0 | - | |
| System cycle time | | tCYC8 | | 160 | _ | |
| Control LOW pulse width(Write) | WR | tCCLW | | 30 | _ | |
| Control LOW pulse width(Read) | RD | tCCLR | | 70 | _ | |
| Control HIGH pulse width(Write) | WR | tcchw | | 30 | _ | |
| Control HIGH pulse width(Read) | RD | t CCHR | | 30 | _ | |
| Data setup time | D7 to D0 | tDS8 | | 20 | _ | |
| Data hold time | | tdh8 | | 0 | - | |
| Access time | | tACC8 | CL=100pF | _ | 70 | |
| Output disable time | | tOH8 | | 5 | 50 | |

S1D15B01 Series

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------------------|----------|--------|-----------|------|------|-------|
| Address hold time | A0 | tah8 | | 0 | _ | ns |
| Address setup time | | tAW8 | | 0 | _ | |
| System cycle time | | tCYC8 | | 260 | _ | |
| Control LOW pulse width(Write) | WR | tCCLW | | 60 | _ | |
| Control LOW pulse width(Read) | RD | tCCLR | | 120 | _ | |
| Control HIGH pulse width(Write) | WR | tcchw | | 60 | _ | |
| Control HIGH pulse width(Read) | RD | tCCHR | | 60 | _ | |
| Data setup time | D7 to D0 | tDS8 | | 35 | _ | |
| Data hold time | | tdh8 | | 0 | - | |
| Access time | | tACC8 | CL=100pF | - | 120 | |
| Output disable time | | toh8 | | 10 | 100 | |

Table 23

Table 24

[VDD=1.7V to 2.7V, Ta=-40 to 85°C]

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------------------|----------|---------------|-----------|------|------|-------|
| Address hold time | A0 | tah8 | | 0 | - | ns |
| Address setup time | | tAW8 | | 0 | - | |
| System cycle time | | tCYC8 | | 700 | - | |
| Control LOW pulse width(Write) | WR | tCCLW | | 120 | _ | |
| Control LOW pulse width(Read) | RD | tCCLR | | 240 | - | |
| Control HIGH pulse width(Write) | WR | tcchw | | 120 | - | |
| Control HIGH pulse width(Read) | RD | t CCHR | | 120 | _ | |
| Data setup time | D7 to D0 | tDS8 | | 90 | _ | |
| Data hold time | | tdh8 | | 0 | - | |
| Access time | | tACC8 | CL=100pF | - | 240 | |
| Output disable time | | tOH8 | | 10 | 200 | |

*1. This is in the case of making the access by \overline{WR} and \overline{RD} , setting the $\overline{CS1}$ =LOW.

*2. This is in the case of making the access by $\overline{CS1}$, setting the \overline{WR} , \overline{RD} =LOW.

*3. The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for (tr+tf) ≤ (tCYC8-tCCLW) or (tr+tf) ≤ (tCYC8-tCCLR-tCCHR).

*4. All timings are specified based on the 20 and 80% of VDD.

*5. tCCLW and tCCLR are specified for the overlap period when $\overline{CS1}$ is at LOW (CS2=HIGH) level and $\overline{WR},\overline{RD}$ are at the LOW level.



System Bus Read/Write Characteristics 2 (For the 6800-series MPU)

Figure 34

Table 25

[VDD=4.5V to 5.5V, Ta=-40 to 85°C]

| ltem | | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------|-------|----------|--------|-----------|------|------|-------|
| Address hold time | | A0, | tah6 | | 0 | _ | ns |
| Address setup time | | WR | tAW6 | | 0 | _ | |
| System cycle time | | | tCYC6 | | 160 | — | |
| Enable | Width | E | tewhw | | 30 | - | |
| HIGH pulse width | Read | | tewhr | | 70 | — | |
| Enable | Width | E | tewlw | | 30 | - | |
| LOW pulse width | Read | | tewlr | | 30 | — | |
| Data setup time | | D7 to D0 | tDS6 | | 20 | - | |
| Data hold time | | | tdh6 | | 0 | - | |
| Access time | | | tACC6 | CL=100pF | - | 70 | |
| Output disable time | | | toh6 | | 5 | 50 | |

S1D15B01 Series

Table 26

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

| ltem | | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------|-------|----------|--------|-----------|------|------|-------|
| Address hold time | | A0, | tAH6 | | 0 | - | ns |
| Address setup time | | WR | tAW6 | | 0 | _ | |
| System cycle time | | | tCYC6 | | 260 | - | |
| Enable | Width | E | tewhw | | 60 | _ | |
| HIGH pulse width | Read | | tewhr | | 120 | _ | |
| Enable | Width | | tewlw | | 60 | _ | |
| LOW pulse width | Read | | tEWLR | | 60 | _ | |
| Data setup time | | D7 to D0 | tDS6 | | 35 | _ | |
| Data hold time | | | tdh6 | | 0 | _ | |
| Access time | | | tACC6 | CL=100pF | _ | 120 | |
| Output disable time | | | toh6 | | 10 | 100 | |

Table 27

[VDD=1.7V to 2.7V, Ta=-40 to 85°C]

| Item | | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------|-------|----------|---------------|-----------|------|------|-------|
| Address hold time | | A0, | tAH6 | | 0 | - | ns |
| Address setup time | | WR | tAW6 | | 0 | - | |
| System cycle time | _ | | tCYC6 | | 700 | - | |
| Enable | Width | E | tewhw | | 120 | - | |
| HIGH pulse width | Read | | t EWHR | | 240 | - | |
| Enable | Width | | tewlw | | 120 | - | |
| LOW pulse width | Read | | tEWLR | | 120 | - | |
| Data setup time | | D7 to D0 | tDS6 | | 90 | - | |
| Data hold time | | | tDH6 | | 0 | - | |
| Access time | | | tACC6 | CL=100pF | _ | 240 | |
| Output disable time | | | tOH6 | | 10 | 200 | |

*1. This is in the case of making the access by E, setting the $\overline{\text{CS1}}$ =LOW.

*2. This is in the case of making the access by $\overline{CS1}$, setting the E=HIGH.

*3. The rise and fall times (tr and tf) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for (tr+tf) ≤ (tCYC6-tEWLW-tEWHW) or (tr+tf) ≤ (tCYC6-tEWLR-tEWHR).
*4. All timings are specified based on the 20 and 80% of VDD.

*5. tEWLW and tEWLR are specified for the overlap period when $\overline{CS1}$ is at LOW (CS2=HIGH) level and E is at the HIGH level.

Serial interface



Figure 35

Table 28

VDD=4.5 to 5.5V, Ta=-40 to $85^{\circ}C$

| ltem | Signal | Symbol | Condition | Min. | Max. | Units |
|-------------------------------|--------|--------------|-----------|------|------|-------|
| Serial clock cycle | SCL | tscyc | | 40 | - | ns |
| Serial clock HIGH pulse width | | tshw | | 15 | _ | |
| Serial clock LOW pulse width | | tslw | | 15 | - | |
| Address setup time | A0 | tsas | | 10 | - | |
| Address hold time | | t SAH | | 20 | — | |
| Data setup time | SI | tsds | | 3 | - | |
| Data hold time | | tSDH | | 3 | - | |
| CS serial clock time | CS | tcss | | 10 | _ | |
| | | tcsн | | 25 | - | |

Table 29

VDD=2.7 to 4.5V, Ta=-40 to $85^{\circ}C$

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
|-------------------------------|--------|--------------|-----------|------|------|-------|
| Serial clock cycle | SCL | tscyc | | 70 | - | ns |
| Serial clock HIGH pulse width | | tshw | | 25 | _ | |
| Serial clock LOW pulse width | | tslw | | 25 | - | |
| Address setup time | A0 | tsas | | 20 | _ | |
| Address hold time | | t SAH | | 40 | - | |
| Data setup time | SI | tsds | | 5 | - | |
| Data hold time | | tSDH | | 5 | - | |
| CS serial clock time | CS | tcss | | 15 | _ | |
| | | tcsн | | 50 | - | |

S1D15B01 Series

Table 30

VDD=1.7 to 2.7V, Ta=-40 to $85^{\circ}C$

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
|-------------------------------|--------|--------|-----------|------|------|-------|
| Serial clock cycle | SCL | tscyc | | 150 | _ | ns |
| Serial clock HIGH pulse width | | tshw | | 50 | _ | |
| Serial clock LOW pulse width | | tsLW | | 50 | - | |
| Address setup time | A0 | tsas | | 45 | - | |
| Address hold time | | tSAH | | 90 | _ | |
| Data setup time | SI | tsds | | 10 | - | |
| Data hold time | | tsdh | | 10 | - | |
| CS serial clock time | CS | tcss | | 50 | _ | |
| | | tcsн | | 100 | - | |

Note : 1. The input Signal rise and fall times must be with in 10ns. 2. Every timing is specified on the basis of 20% and 80% of VDD.

Reset timing



Figure 36

| VDD=4 | .5 t | o | 5. | 5V. | Та≕ | -40 | to | 85 | °C |
|-------|------|---|----------|------|-------|-----|----|----|--------|
| | | | <u> </u> | ·••, | 1 u - | | .0 | 00 | \sim |

| Table 31 VDD=4.5 to 5.5V, Ta=-40 to | | | | | | 40 to 85°C |
|---|--------|--------|-----------|------|------|------------|
| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| Reset time | | tR | | - | 250 | ns |
| Reset LOW pulse width | RES | trw | | 250 | _ | |

Table 32

VDD=2.7 to 4.5V, Ta=-40 to 85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
|-----------------------|--------|--------|-----------|------|------|-------|
| Reset time | | tR | | _ | 500 | ns |
| Reset LOW pulse width | RES | tRW | | 500 | _ | |

Table 33

VDD=1.7 to 2.7V, Ta=-40 to 85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
|-----------------------|--------|--------|-----------|------|------|-------|
| Reset time | | tR | | _ | 1000 | ns |
| Reset LOW pulse width | RES | trw | | 1000 | _ | |

Note : 1. The input Signal rise and fall times must be with in 10ns.

2. Every timing is specified on the basis of 20% and 80% of VDD.

Notes for Power on Sequence

It is preferable to turn on power supply VDD and VDD2 at the same time, but if VDD turn on after VDD2, then it is necessary that the below 3 conditions are satisfied.



Figure 37

- $\begin{array}{ll} A. & \underline{t1} < 1 m s, \mbox{ during this timing, all input pins are fixed to Vss.} \\ B. & \overline{CS} \mbox{ becomes HIGH simultaneously with VDD.} \end{array}$
- C. t2 > 100ns (Reset is canceled after VDD2 and rise up).

11. THE MPU INTERFACE (REFERENCE EXAMPLES)

The S1D15B01 series can directly be connected to the 80 system MPU and 68 series MPU. It can also be operated with a fewer signal lines by using the serial interface.

After the initialization using the RES pin, the respective input pins of the S1D15B01 series need to controlled normally.

(1) 80 series MPU



Figure 39

(3) Using serial interface Vdd Vdd Vcc C86 A0 A0 S1D15B01 Series CS A1 to A7 Decoder MPU SI Port1 VDD or Vss SCL Port2 RES Vss P/S RES ∕∖ GND RESET Vss 7777



12. CAUTION

Please be advised on the following points in the use of this development specification.

1. This development specification is subject to change without previous notice.

2. This development specification does not guarantee or furnish the industrial property right not its execution.

Application examples in this development specification are intended to ensure your better understanding of the product. Thus the manufacturer shall not be liable for any trouble arising in your circuits from using such application example.

Numerical values provided in the property table of this manual are represented with their magnitude on the numerical line.

3. No part of this development specification may not be reproduced, copied or used for commercialpurpose without a written permission from the manufacturer.

In handling of semiconductor devices, your attention is required to following points.

[Precaution on light]

Property of semiconductor devices may be affected when they are exposed to light, possibly resulting in malfunctioning of the ICs. To prevent such malfunctioning of the ICs mounted on the boards or products, make sure that:

(1) Your design and mounting layout done are so that the IC is not exposed to light in actual use.

(2) The IC is protected from light in the inspection process.

(3) The IC is protected from light in its front, rear and side faces.

[Precautions when installing the COG]

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, nonconformity may occur with the indications on the liquid crystal display.

Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

- 1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
- 2. Suppress the resistance connecting to the power supply pin of the driver chip.
- 3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

HEADQUARTERS 150 River Oaks Parkway San Jose, CA 95134, U.S.A. Phone : +1-408-922-0200 Fax : +1-408-922-0238

SALES OFFICES

West

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A. Phone : +1-310-955-5300 Fax : +1-310-955-5400

Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A. Phone : +1-815-455-7630 Fax : +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A. Phone : +1-781-246-3600 Fax : +1-781-246-5443

Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A. Phone : +1-877-EEA-0020 Fax : +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH HEADQUARTERS

Riesstrasse 15 80992 Munich, GERMANY Phone : +49- (0) 89-14005-0 Fax : +49- (0) 89-14005-110

SALES OFFICE

Altstadtstrasse 176 51379 Leverkusen, GERMANY Phone : +49- (0) 2171-5045-0 Fax : +49- (0) 2171-5045-10

UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND Phone : +44- (0) 1344-381700 Fax : +44- (0) 1344-381701

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone : +33- (0) 1-64862350 Fax : +33- (0) 1-64862355

BARCELONA BRANCH OFFICE

Barcelona Design Center Edificio Prima Sant Cugat Avda. Alcalde Barrils num. 64-68 E-08190 Sant Cugat del Vallès, SPAIN Phone : +34-93-544-2490 Fax: +34-93-544-2491

ASIA

EPSON (CHINA) CO., LTD.

28F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA Phone : 64106655 Fax : 64107319

SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA Phone : 21-6485-5552 Fax : 21-6485-0775

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone : +852-2585-4600 Fax : +852-2827-4346 Telex : 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287,Nanking East Road, Sec. 3 Taipei Phone : 02-2717-7360 Telex : 24444 EPSONTB

HSINCHU OFFICE

13F-3, No.295, Kuang-Fu Road, Sec. 2 HsinChu 300 Phone : 03-573-9900 Fax : 03-573-9169

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192 Phone : +65-337-7911 Fax : +65-334-2716

SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone : 02-784-6027 Fax : 02-767-3677

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department IC Marketing & Engineering Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of **"Saving" Technology**, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams. **Epson IS energy savings**.



EPSON Electronic Devices Website

http://www.epson.co.jp/device/

