



ePAPER DISPLAY MODULE DATASHEET



Datasheet Release 2020-09-24
for
CFAP200200A3-0154

Rev A0

Crystalfontz America, Inc.

12412 East Saltese Avenue
Spokane Valley, WA 99216-0357
Phone: 888-206-9720
Fax: 509-892-1203
Email: support@crystalfontz.com
URL: www.crystalfontz.com

CONTENTS

1. General Information.....	3
2. Description Overview	4
3. Features	4
4. Mechanical Specifications	4
5. Pin Functions.....	5
6. Reference Circuit.....	6
7. MCU Interface	7
7.1. MCU Serial Peripheral Interface (4-Wire SPI)	7
7.2. MCU Serial Peripheral Interface (3-Wire SPI)	7
7.3. External Temperature Sensor Operation	8
8. Command Table	9
9. Maximum Ratings.....	15
9.1. Absolute Maximum Ratings	15
9.2. DC Characteristics	15
10. Serial Peripheral Interface Timing.....	16
11. Power Consumption	16
12. Typical Operating Sequence	17
12.1. Normal Operation Flow	17
12.2. Reference Program Code	18
13. Optical Characteristics	19
13.1. Specifications	19
13.2. Definition of Contrast Ratio	20
13.3. Reflection Ratio	21
14. Mechanical Drawing.....	22
15. ePaper Breakout Board Schematic.....	23

1. General Information

Datasheet Revision History

Datasheet Release Date: 2020-09-24
Datasheet for the CFAP200200A3-0154 ePaper display module.

Product Change Notifications

You can check for or subscribe to [Part Change Notices](#) for this display module on our website.

Variations

Slight variations between lots are normal (e.g., contrast, color, or intensity).

Volatility

This display module has volatile memory.

Disclaimer

Certain applications using Crystalfontz America, Inc. products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications"). CRYSTALFONTZ AMERICA, INC. PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of Crystalfontz America, Inc. products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with customer applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazard. Please contact us if you have any questions concerning potential risk applications.

Crystalfontz America, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringements of patents or services described herein. Nor does Crystalfontz America, Inc. warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Crystalfontz America, Inc. covering or relating to any combination, machine, or process in which our products or services might be or are used.

All specifications in datasheets on our website are, to the best of our knowledge, accurate but not guaranteed. Corrections to specifications are made as any inaccuracies are discovered.

Company and product names mentioned in this publication are trademarks or registered trademarks of their respective owners.

Copyright © 2020 by Crystalfontz America, Inc., 12412 East Saltese Avenue, Spokane Valley, WA 99216 U.S.A.

2. Description Overview

A square black-and-white 200x200 pixel ePaper display module, perfect for small, low power, long term display. Once an image is shown on the display, it remains visible while entirely disconnected from power. The display is an active matrix electrophoretic display (AMEPD).

Ultra-thin with a depth of 1.05mm and weight of only 2.1 grams, ePaper has a clear advantage over other display technologies for small handheld battery-operated devices or devices powered by solar.

Built-in voltage generation requires only a few external components. An integrated circuit contains a gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM, and border.

3. Features

- 200x200 Pixels, 183 ppi
- High Contrast
- High Reflectance, Pure Reflective Mode
- Ultra-Wide Viewing Angle
- Ultra-Low Power Consumption, Bi-Stable Display, Low Current Deep Sleep Mode
- Commercial Temperature Range
- Antiglare Hard-Coated Front-Surface
- On-Chip Display RAM
- Low Voltage Detect for Supply Voltage
- Internal Temperature Sensor
- 10-byte OTP Space for Module Identification
- Waveform Stored in On-Chip OTP
- Serial Peripheral Interface Available
- On-Chip Oscillator, Booster and Regulator Control for Generating VCOM, Gate and Source Driving Voltage
- I²C Signal Master Interface to Read External Temperature Sensor
- Full screen update time: 2 seconds
- Partial refresh time: 0.26 seconds
- Recommended time between updates: 180 seconds
- SSD1681 Controller chip



4. Mechanical Specifications

Parameter	Specifications (mm)	Specification (in)
Screen Size	39.1	1.54
Active Area	27.00 (H) × 27.00 (W)	1.06 x 1.06
Pixel Pitch	0.135 × 0.135	0.005 x 0.005
Outline Dimension	37.32 (H) × 31.80 (W) × 1.05 (D)	1.47 x 1.25 x 0.041
Weight (typical)	2.1 grams	0.074 ounces
Display Resolution	200 (H) × 200 (W)	

5. Pin Functions

Pin #	Type	Single	Description
1	-	NC	No Connection and Do Not Connect with Other NC Pins
2	O	GDR	N-Channel MOSFET Gate Drive Control
3	O	RESE	Current Sense Input for the Control Loop
4	C	NC	No Connection and Do Not Connect with Other NC Pins
5	C	VSH2	Positive Source Driving Voltage
6	O	TSCL	I ² C Interface to Digital Temperature Sensor Clock Pin
7	I/O	TSDA	I ² C Interface to Digital Temperature Sensor Data Pin
8	I	BS1	Bus Selection Pin – Low 4-Wire SPI, High 3-Wire SPI
9	O	BUSY	Busy State Output Pin – high when chip is busy
10	I	RES#	Reset Pin – active low
11	I	D/C#	Data /Command Control Pin – Data high, command low
12	I	CS#	Chip Select Input Pin - active low
13	I/O	SCL	Serial Clock Pin (SPI)
14	I/O	SDA	Serial Data Pin (SPI)
15	I	VDDIO	Power for Interface Logic Pins
16	I	VCI	Power Supply Pin for the Chip
17	-	VSS	Ground
18	C	VDD	Core Logic Power Pin
19	C	VPP	Power Supply for OTP Programming
20	C	VSH1	Positive Source Driving Voltage
21	C	VGH	Positive Gate Driving Voltage
22	C	VSL	Negative Source Driving Voltage
23	C	VGL	Negative Gate Driving Voltage
24	C	VCOM	VCOM Driving Voltage

6. Reference Circuit



7. MCU Interface

7.1. MCU Serial Peripheral Interface (4-Wire SPI)

The 4-wire SPI consists of SCL (serial clock), SDA (serial data), D/C# and CS#.

Function	CS# Pin	D/C# Pin	SCL Pin	SDA Pin
Write Command	L	L	↑	Command bit
Write Data	L	H	↑	Data bit

Note: ↑ indicates rising edge of signal

SDA is shifted into an 8-bit shift register in the order of D7, D6, ... D0 on the rising edge of the clock signal. The data byte in the shift register is written to the Graphic Display Data RAM (RAM) or command register in the same clock.




Figure: Write Procedure in 4-Wire SPI Mode

7.2. MCU Serial Peripheral Interface (3-Wire SPI)

The 3-wire serial interface consists of SCL (serial clock), SDA (serial data) and CS#.

3-wire SPI operation is similar to 4-wire, except instead of using the D/C# pin, a 9th bit is included to indicate Data or Command. The 9-bits are shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS# Pin	D/C# Pin	SCLK Pin
Write Command	L	Tie LOW	↑
Write Data	L	Tie LOW	↑

Note: ↑ stands for rising edge of signal




Figure: Write Procedure in 3-Wire SPI Mode

7.3. External Temperature Sensor Operation

To sense the ambient temperature, use any kind of external temperature sensor to get the temperature value then converted to hex format. Then use the SPI interface to send command 0x1A and the HEX temperature value to the module.

To convert the temperature value to hex:

- When the Temperature value MSByte bit D11 = 0, the temperature is positive and value (DegC) = + (Temperature value)/16
- When the Temperature value MSByte bit D11 = 1, the temperature is negative and value (DegC) = ~ (2's complement of Temperature value)/16

12-bit Binary (2's complement)	Hexadecimal Value	Decimal Value	Value [DegC]
0111 1111 0000	7F0	2032	127
0111 1110 1110	7EE	2030	126.875
0111 1110 0010	7E2	2018	126.125
0111 1101 0000	7D0	2000	125
0001 1001 0000	190	400	25
0000 0000 0010	002	2	0.125
0000 0000 0000	000	0	0
1111 1111 1110	FFE	-2	-0.125
1110 0111 0000	E70	-400	-25
1100 1001 0010	C92	-878	-54.875
1100 1001 0000	C90	-880	-55

8. Command Table

R/W #	D/C #	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description						
0	0	01	0	0	0	0	0	0	0	1	Driver Output Control	Gate setting Set A[8:0] = 0C7h [POR], 200 MUX MUX gate lines setting as (A[8:0] + 1) Set B[2:0] = 000 [POR] Gate scanning sequence and direction B[2]: GD - selects the 1 st output Gate GD = 0 [POR] G0 is the 1 st gate output channel, gate output sequence is G0, G1, G2, G3,... GD = 1 G1 is the 1 st gate output channel, gate output sequence is G1, G0, G3, G2,... B[1]: SM - Changes scanning order of gate driver SM = 0 [POR] : G0, G1, G2, G3...G199 SM = 1 : G0, G2, G4...G198, G1, G3...G199 B[0]: TB - Changes scanning direction TB = 0 [POR] : Scan from G0 to G199 TB = 1 : Scan from G199 to G0						
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀								
0	1		0	0	0	0	0	0	0	A ₈								
0	1		0	0	0	0	0	B ₂	B ₁	B ₀								
0	0	03	0	0	0	0	0	0	1	1	Gate Driving Voltage Control	Set Gate driving voltage A[4:0] = 00h [POR] VGH setting for 20V = 00h [POR] and 17h						
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀								
0	0	04	0	0	0	0	0	1	0	0	Source Driving Voltage Control	Set Source driving voltage A[7:0] = 41h [POR], VSH1 at 15V B[7:0] = A8h [POR], VSH2 at 5V C[7:0] = 32h [POR], VSL at -15V VSH1 ≥ VSH2						
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀								
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀								
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀								
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep Mode	<table border="1"> <thead> <tr> <th>A[1:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Normal Mode [POR]</td> </tr> <tr> <td>01</td> <td>Enter Deep Sleep Mode</td> </tr> </tbody> </table> To exit Deep Sleep, send HWRESET to driver.	A[1:0]	Description	00	Normal Mode [POR]	01	Enter Deep Sleep Mode
A[1:0]	Description																	
00	Normal Mode [POR]																	
01	Enter Deep Sleep Mode																	
0	1		0	0	0	0	0	0	A ₁	A ₀								
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence						

0	1		0	0	0	0	0	A ₂	A ₁	A ₀	Mode Setting	<p>A[2:0] = 011 [POR] A[1:0] = ID[1:0] Address automatic increment / decrement setting. The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address.</p> <p>00 –Y decrement, X decrement, 01 –Y decrement, X increment, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR]</p> <p>A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM.</p> <p>AM= 0, the address counter is updated in the X direction. [POR]</p> <p>AM = 1, the address counter is updated in the Y direction.</p>													
0	0	12	0	0	0	1	0	0	0	1	0	SWRESET	<p>Resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode Note: RAM are unaffected by this command.</p>												
0	0	20	0	0	1	0	0	0	0	0	0	Master Activation	<p>Activate Display Update Sequence The Display Update Sequence Option is located at R22h. Do not interrupt this operation to avoid corruption of panel images.</p>												
0	0	21	0	0	1	0	0	0	0	0	1	Display Update Control 1	<p>RAM Content Option for Display Update A[7:0] = 00h [POR] B[7] = 00h [POR]</p> <table border="1"> <thead> <tr> <th>A[3:0]</th><th></th></tr> </thead> <tbody> <tr> <td>000</td><td>Normal</td></tr> <tr> <td>0100</td><td>Bypass RAM content as 0</td></tr> <tr> <td>1000</td><td>Inverse RAM content</td></tr> </tbody> </table>	A[3:0]		000	Normal	0100	Bypass RAM content as 0	1000	Inverse RAM content				
A[3:0]																									
000	Normal																								
0100	Bypass RAM content as 0																								
1000	Inverse RAM content																								
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀															
0	1		B ₇	0	0	0	0	0	0	0	0														
0	0	22	0	0	1	0	0	0	0	1	0	Display Update Control 2	<p>Display Update Sequence Option: Enable the stage for Master Activation A[7:0] = FFh [POR]</p> <table border="1"> <thead> <tr> <th>Operating Sequence</th><th>Parameter (in Hex)</th></tr> </thead> <tbody> <tr> <td>Enable Clock Signal</td><td>80</td></tr> <tr> <td>Disable Clock signal</td><td>01</td></tr> <tr> <td>Enable Clock Signal →Enable Analog</td><td>C0</td></tr> <tr> <td>Disable Analog →Disable clock signal</td><td>03</td></tr> <tr> <td>Enable Clock signal →Load LUT with DISPLAY mode 1 →Disable clock signal</td><td>91</td></tr> </tbody> </table>	Operating Sequence	Parameter (in Hex)	Enable Clock Signal	80	Disable Clock signal	01	Enable Clock Signal →Enable Analog	C0	Disable Analog →Disable clock signal	03	Enable Clock signal →Load LUT with DISPLAY mode 1 →Disable clock signal	91
Operating Sequence	Parameter (in Hex)																								
Enable Clock Signal	80																								
Disable Clock signal	01																								
Enable Clock Signal →Enable Analog	C0																								
Disable Analog →Disable clock signal	03																								
Enable Clock signal →Load LUT with DISPLAY mode 1 →Disable clock signal	91																								

0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
												Enable Clock signal →Load LUT with DISPLAY mode 2 →Disable clock signal 99
												Enable Clock signal →Load temperature value →Load LUT with DISPLAY mode 1 →Disable clock signal B1
												Enable Clock signal →Load temperature value →Load LUT with DISPLAY mode 2 →Disable clock signal B9
												Enable Clock signal →Enable Analog →Load LUT with DISPLAY mode 1 →Disable analog →Disable OSC C7
												Enable clock signal →Enable Analog → DISPLAY mode 2 →Disable Analog →Disable OSC CF
												Enable Clock signal →Enable Analog →Load temperature value →Load LUT with DISPLAY mode 1 →Disable analog →Disable OSC F7
												Enable Clock signal →Enable Analog →Load temperature value →Load LUT with DISPLAY mode 2 →Disable analog →Disable OSC FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM	After this command, data entries will be written into the RAM until another command is written. Address pointers will advance accordingly. For White pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register. The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail.
0	0	29	0	0	1	0	1	0	0	1	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired. A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	1		0	1	0	0	A ₃	A ₂	A ₁	A ₀		

0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP. The command requires CLKEN=1. Refer to Register 0x22 for detail.				
0	0	2B	0	0	1	0	1	0	1	1	Write Register for VCOM Control	Reduces glitch when ACVCOM toggles. Two data bytes D04h and D63h should be set for this command.				
0	1		0	0	0	0	0	0	1	0						
0	1		0	1	1	0	0	0	0	1						
0	0	2C	0	0	1	0	1	0	1	1	Write VCOM Register	Write VCOM register from MCU interface. A[7:0] = 00h [POR]				
													A[7:0]	VCOM	A[7:0]	VCOM
													08h	-0.2	44h	-1.7
													0Ch	-0.3	18h	-1.8
													10h	-0.4	4Ch	-1.9
													14h	-0.5	50h	-2
													18h	-0.6	54h	-2.1
													1Ch	-0.7	58h	-2.2
													20h	-0.8	5Ch	-2.3
													24h	-0.9	60h	-2.4
													28h	-1	64h	-2.5
													2Ch	-1.1	68h	-2.6
													30h	-1.2	6Ch	-2.7
													34h	-1.3	70h	-2.8
													38h	-1.4	74h	-2.9
													3Ch	-1.5	78h	-3
													40h	-1.6	Other	NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for Display Option	Read Register for Display Option: A[7:0]: VCOM OTP Selection (Command 0x37, Byte A) B[7:0]: VCOM Register (Command 0x2C) C[7:0]~G[7:0]: Display Mode (Command 0x37, Byte B to Byte F) [5 bytes] H[7:0]~K[7:0]: Waveform Version (Command 0x37, Byte G to Byte J) [4 bytes]				
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀						
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀						
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀						
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀						
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀						
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀						
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀						
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀						
1	1		I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀						
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	J ₀						
1	1		K ₇	K ₆	K ₅	K ₄	K ₃	K ₂	K ₁	K ₀						
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10 Byte User ID stored in OTP: A[7:0]~J[7:0]: UserID (R38, Byte A and Byte J) [10 bytes]				
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀						
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀						
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀						
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀						
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀						
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀						
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀						
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀						

1	1		I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀		
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	J ₀		
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail.
0	0	32	0	0	1	1	0	0	1	0	Write LUT Register	Write LUT register from MCU interface [153 bytes], which contains the content of VS[nX-LUTm], TP[nX], RP[n], SR[nXY], and FR[n]
0	0	1	LUT [30 bytes]									
0	0	36	0	0	1	1	0	1	1	0	Program OTP	Program OTP Selection according to the OTP Selection Control [R37h and R38h] The
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID A[7:0]~J[7:0]: UserID [10 bytes] Remarks: A[7:0]~J[7:0] can be stored in OTP
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀		
0	1		I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀		
0	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	J ₀		
0	0	39	0	0	1	1	1	0	0	1		
0	1		0	0	0	0	0	0	A ₁	A ₀		
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address Start / End position	Specify the start/end positions of the window address in the X direction by an address unit A[4:0] = 00h B[4:0] = 18h
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1		0	0	0	B ₄	B ₃	B ₂	B ₁	B ₀		
0	0	45	0	1	0	0	0	1	0	1	Set RAM Y - address Start / End position	Specify the start/end positions of the window address in the Y direction by an address unit A[8:0] = 0C7h B[8:0] = 0000h
0	1		A ₇	A ₆	A ₅	A ₄	0	0	A ₁	A ₀		
0	1		0	0	0	0	0	0	0	A ₈		
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
0	1		0	0	0	0	0	0	0	B ₈		



0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address counter	Make initial settings for the RAM X address in the address counter (AC) A[4:0] = 00h
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀		
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address counter	Make initial settings for the RAM Y address in the address counter (AC) A[8:0] = 0C7h
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1		0	0	0	0	0	0	0	A ₈		

9. Maximum Ratings

9.1. Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Logic Supply Voltage	V_{CI}	-0.5 to +4.0	V
Operating Temp. range	T_{OPR}	0 to +50	°C
Storage Temp. range	T_{STG}	-25 to +60	°C
Humidity Range	RH	40~70	%

IMPORTANT: A UV protective film is recommended when operating the module in direct sunlight.


9.2. DC Characteristics

The following specifications apply for: $V_{SS} = 0V$, $V_{CI} = 3.3V$, $T_{OPR} = 25^{\circ}C$

Parameter	Symbol	Conditions	Module Pin	Min	Typ	Max	Unit
Logic Supply Voltage	V_{CI}	-	V_{CI}	2.2	3.3	3.7	V
High Level Input Voltage	V_{IH}	-	SCL, SDA, CS#, D/C#, RES#, BS1	$0.8V_{DDIO}$	-	V_{CI}	V
Low Level Input Voltage	V_{IL}	-		$0.2V_{DDIO}$	V		
High Level Output Voltage	V_{OH}	$I_{OH} = -100\mu A$	BUSY	$0.9V_{DDIO}$	-	-	V
Low Level Output Voltage	V_{OL}	$I_{OL} = 100\mu A$		-	-	$0.1V_{DDIO}$	V
Module Operating Current	I_{UPDATE}	-	-	-	1.5	-	mA
Deep Sleep Mode	I_{SLEEP}	$V_{CI} = 3.3V$	-	-	-	2	μA

The typical power consumption is measured with the following pattern transition: from horizontal pattern to vertical pattern, shown below.

Note: The standby power is the consumed power when the panel controller is in standby mode. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Crystalfontz. V_{COM} is recommended to be set in the range of assigned value $\pm 0.1V$.



10. Serial Peripheral Interface Timing

The following specifications apply for: $V_{SS} = 0V$, $V_{CI} = 2.2V$ to $3.7V$, $T_{OPR} = 25^{\circ}C$, write mode. Timing given is from 20% to 80% of $V_{DDIO}-V_{SS}$


Symbol	Parameter	Min	Typ	Max	Unit
f_{SCL}	Clock Cycle Frequency	-	-	20	MHz
t_{CSSU}	Chip Select Setup Time	20	-	-	ns
t_{CSHLD}	Chip Select Hold Time	20	-	-	ns
t_{CSHIGH}	Chip Select HIGH	120	-	-	ns
t_{SCLLOW}	Clock Low Time	25	-	-	ns
$t_{SCLHIGH}$	Clock High Time	25	-	-	ns
t_{SDASU}	SDA Setup Time	10	-	-	ns
$t_{SDAHL D}$	SDA Hold Time	40	-	-	ns

11. Power Consumption


Parameter	Symbol	Condition	Typ	Max	Unit
Panel power consumption during Update	-	25°C	8	-	mA
Deep Sleep Mode	-	25°C	2	-	μA

12. Typical Operating Sequence


12.1. Normal Operation Flow



12.2. Reference Program Code



13. Optical Characteristics



13.1. Specifications

Measurements are made with the illumination under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25°C

Symbol	Parameter	Conditions	Min	Type	Max	Unit	Note
R	Reflectance	White	30	35	-	%	13-1
Gn	2Gray Level	-	-	DS+(WS-DS) x n (m-1)	-	L*	13-2
CR	Contrast Ratio	Indoor	-	10	-	-	-
Panel Life	-	0°C~50°C	-	5 years	-	-	13-3

Note (13-1): Luminance meter: Eye – One Pro Spectrophotometer

Note (13-2): WS: White State, DS: Dark State, m: 2


Note (13-3): Panel life is not guaranteed when used outside of conditions described herein, or outside of the 45-70%RH. Display must be updated at least once per day.

13.2. Definition of Contrast Ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd) ():

R1: White Reflectance Rd: Dark Reflectance

$$CR = R1/Rd$$




13.3. Reflection Ratio

The reflection ratio is expressed as:

$$R = \text{Reflectance Factor}_{\text{white board}} \times (L_{\text{CENTER}} / L_{\text{WHITE BOARD}})$$

L_{CENTER} is the luminance measured at center in a white area ($R=G=B=1$). $L_{\text{WHITE BOARD}}$ is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



14. Mechanical Drawing

